A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms

被引:21
|
作者
Lim, H
Piuri, V
Swartzlander, EE
机构
[1] Lucent Technol, Cisco Syst, San Jose, CA 95134 USA
[2] Politecn Milan, Dept Elect & Informat, I-20133 Milan, Italy
[3] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
application specific processor architecture; Discrete Cosine Transform; Inverse Discrete Cosine Transform; image compression; serial-parallel processor; systolic array;
D O I
10.1109/12.895848
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Discrete Cosine and Inverse Discrete Cosine Transforms are widely used toots in many digital signal and image processing applications. The complexity of these algorithms often requires dedicated hardware support to satisfy the performance requirements of hard real-time applications. This paper presents the architecture of an efficient implementation of a two-dimensional DCT/IDCT transform processor via a serial-parallel systolic array that does not require transposition.
引用
下载
收藏
页码:1297 / 1309
页数:13
相关论文
共 50 条
  • [31] SYMMETRIC CONVOLUTION AND THE DISCRETE SINE AND COSINE TRANSFORMS
    MARTUCCI, SA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (05) : 1038 - 1051
  • [32] On the Use of Discrete Cosine Transforms for Multicarrier Communications
    Cruz-Roldan, Fernando
    Elena Dominguez-Jimenez, Maria
    Sansigre Vidal, Gabriela
    Amo-Lopez, Pedro
    Blanco-Velasco, Manuel
    Bravo-Santos, Angel
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2012, 60 (11) : 6085 - 6090
  • [33] ALGORITHM FOR PRIME LENGTH DISCRETE COSINE TRANSFORMS
    CHAN, YH
    SIU, WC
    ELECTRONICS LETTERS, 1990, 26 (03) : 206 - 208
  • [34] Eigenvectors for a Class of Discrete Cosine and Sine Transforms
    S. Clary
    D. H. Mugler
    Sampling Theory in Signal and Image Processing, 2004, 3 (1): : 83 - 94
  • [35] Parameterized reversible integer discrete cosine transforms
    Bhamidipati, VS
    Grigoryan, AM
    IMAGE PROCESSING: ALGORITHMS AND SYSTEMS III, 2004, 5298 : 13 - 24
  • [36] 3-Dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform
    SKCG Coll, Orissa, India
    IEE Proc Circuits Devices Syst, 5 (255-258):
  • [37] Directional discrete cosine transforms: A theoretical analysis
    Fu, Jingjing
    Zeng, Bing
    2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL I, PTS 1-3, PROCEEDINGS, 2007, : 1105 - 1108
  • [38] Directional discrete cosine transforms for image coding
    Zeng, Bing
    Fu, Jingjing
    2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, 2006, : 721 - +
  • [39] Diagonal discrete cosine transforms for image coding
    Fu, Jingjing
    Zeng, Bing
    ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2006, PROCEEDINGS, 2006, 4261 : 150 - +
  • [40] Convolution using discrete sine and cosine transforms
    Reju, V. G.
    Koh, Soo Ngee
    Soon, Ing Yann
    IEEE SIGNAL PROCESSING LETTERS, 2007, 14 (07) : 445 - 448