Localized algorithms for VLSI processor arrays

被引:0
|
作者
Evans, DJ [1 ]
Gusev, M
机构
[1] Univ Technol Loughborough, Parallel Algorithms Res Ctr, Loughborough, Leics, England
[2] Univ Kiril & Metodij Skopje, PMF Inst Informat, Skopje 91000, North Macedonia
关键词
computational broadcast elimination; data broadcast elimination; data dependence; algorithm transformation; linear insertion and bubble sort; QR decomposition algorithm;
D O I
10.1080/00207160008804974
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
In this paper we analyze the algorithms expressed as a system of recurrence equations. The algorithms are called 2*1 output algorithms if two output values of one function (variable identification) are specified by the system of recurrence equations for each index point in the algorithm. The algorithm is in free form if the indexes of these two values are not dependent. Two standard classes are determined by this criteria: the nearest neighbour and the all pair form. For example the sorting algorithm can be expressed in the all pair form i.e., the linear insertion algorithm or in the nearest neighbour form i.e., the bubble sort algorithm. However these algorithms are different in their nature. A procedure to eliminate the computational broadcast for the all pair 2*1 output algorithm has been proposed by the authors in [1]. The result obtained by implementing this procedure was a localized form of the algorithm and a system of uniform recurrence equations by eliminating the computational and data broadcast. So the data dependence method can be efficiently used for parallel implementations. The proposed procedure cannot be implemented directly on the nearest neighbour form algorithms. Here we show how the algorithm can be restructured into a form where the computational and data broadcast can be eliminated. These transformations result in localized algorithms. A few examples show how these algorithms can be implemented on processor arrays. For example, the Gentleman Kung triangular array [2] can be used for solving the QR decomposition algorithm for both forms of the algorithm. The implementations differ in the order of the data flow and the processor operation. We show that the implementation of the nearest neighbour algorithm is even better than the standard one.
引用
收藏
页码:149 / 166
页数:18
相关论文
共 50 条
  • [21] RECONFIGURATION STRATEGIES FOR VLSI PROCESSOR ARRAYS AND TREES USING A MODIFIED DIOGENES APPROACH
    BELKHALE, KP
    BANERJEE, P
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 83 - 96
  • [22] Recovering faulty processing elements to enhance reliability and lifecycle in VLSI processor arrays
    Stroud, CE
    Emmert, JM
    Taylor, AM
    IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE: 2001 IEEE AUTOTESTCON PROCEEDINGS, 2001, : 524 - 531
  • [23] EFFECTIVE RECONFIGURATION ALGORITHMS IN FAULT-TOLERANT PROCESSOR ARRAYS
    BERESFORDSMITH, B
    SCHRODER, H
    COMPUTING SYSTEMS, 1990, 5 (03): : 169 - 177
  • [24] Processor Arrays Generation for Matrix Algorithms Used in Embedded Platforms
    Perez-Andrade, Roberto
    Torres-Huitzil, Cesar
    Cumplido, Rene
    Campos, Juan M.
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [25] Automatic synthesis of FPGA processor arrays from loop algorithms
    Bednara, M
    Teich, J
    JOURNAL OF SUPERCOMPUTING, 2003, 26 (02): : 149 - 165
  • [27] Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms
    Marcus Bednara
    Jürgen Teich
    The Journal of Supercomputing, 2003, 26 : 149 - 165
  • [28] Resource-constrained scheduling of partitioned algorithms on processor arrays
    Ecole Normale Superieure de Lyon, Lyon, France
    Integr VLSI J, 2 (139-159):
  • [29] Parallel reconfiguration algorithms for mesh-connected processor arrays
    Wu, Jigang
    Jiang, Guiyuan
    Shen, Yuze
    Lam, Siew-Kei
    Sun, Jizhou
    Srikanthan, Thambipillai
    JOURNAL OF SUPERCOMPUTING, 2014, 69 (02): : 610 - 628
  • [30] Resource-constrained scheduling of partitioned algorithms on processor arrays
    Dion, M
    Risset, T
    Robert, Y
    INTEGRATION-THE VLSI JOURNAL, 1996, 20 (02) : 139 - 159