Investigation on short channel GGNMOS ESD protection device for low power IC

被引:0
|
作者
Hossaini, E. [1 ]
Chowdhury, S. S. [1 ]
Mahn, M. [1 ]
Ahmed, A. M. [1 ]
Hakim, M. M. A. [2 ]
机构
[1] Ulkasemi Ltd, Dhaka 1206, Bangladesh
[2] East West Univ, Dept Elect & Elect Engn, Dhaka 1212, Bangladesh
关键词
ESD; GGNMOS Parasitic BJT; Snapback; P-well doping; work-function; substrate resistance; External Resistance; TCAD; SCR; SCHEME;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the variation of trigger and hold voltages of electrostatic discharge (ESD) snapback of a 20 nm grounded-gate NMOS (GGNMOS) are analyzed by changing different parameters such as the p-well doping, gate work-function, drain to body contact distance and external resistance added to the body contact using TCAD simulation. It was found that decreasing the body doping concentration of a 20 nm GGNMOS decreases the trigger and hold voltages. Increasing the gate work-function increases the trigger and hold voltages. The body contact with respect to drain was moved closer, as a result, the trigger and hold voltages were increased. External resistance was added to the body contact terminal and with increased resistances, the trigger and hold voltages decreased. The results inevitably show routes toward optimization and designing of a low voltage ESD protection circuit for aggressively scaled technology node.
引用
收藏
页码:1164 / 1167
页数:4
相关论文
共 50 条
  • [1] AC modeling of the ggNMOS ESD protection device
    Choi, JY
    [J]. ETRI JOURNAL, 2005, 27 (05) : 628 - 634
  • [2] ESD protection device issues for IC designs
    Duvvury, C
    [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 41 - 48
  • [3] Metal Routing Induced Burn Out in GGNMOS ESD Protection for Low-Power DRAM Application
    Chang, Minchen
    Lu, Tseng-Fu
    Wang, Wei-Chih
    Liu, Fan-Wen
    Rao, Jao-Hsiu
    Liao, Wei-Ming
    Yang, Chia-Ming
    Lin, Jeng-Ping
    [J]. 2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [4] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Wu, Jianwei
    Yu, Zongguang
    Hong, Genshen
    Xie, Rubin
    [J]. JOURNAL OF SEMICONDUCTORS, 2020, 41 (12)
  • [5] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Jianwei Wu
    Zongguang Yu
    Genshen Hong
    Rubin Xie
    [J]. Journal of Semiconductors, 2020, 41 (12) : 61 - 68
  • [6] Design of GGNMOS ESD protection device for radiation-hardened 0.18 μm CMOS process
    Jianwei Wu
    Zongguang Yu
    Genshen Hong
    Rubin Xie
    [J]. Journal of Semiconductors, 2020, (12) : 61 - 68
  • [7] Study on ESD Protection Device Based on 4H-SiC GGNMOS with Improved Snapback Characteristics
    Joung, Jang-Han
    Kwon, Sang-Wook
    Kong, Jun-Ho
    Lee, Byung-Seok
    Koo, Yonz-Seo
    [J]. 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [8] Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling
    Lu GuangYi
    Wang Yuan
    Zhang LiZhong
    Cao Jian
    Jia Song
    Zhang Xing
    [J]. SCIENCE CHINA-INFORMATION SCIENCES, 2015, 58 (04) : 1 - 9
  • [9] LIGBT-based ESD Protection Device with High Holding Voltage for 15 V Power IC Applications
    Do, Kyoung-Il
    Lee, Byeong-Suk
    Koo, Yong-Seo
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (05) : 470 - 476
  • [10] An area-efficient LDMOS-SCR ESD protection device for the I/O of power IC application
    Zeng, Jie
    Dong, Shurong
    Zhong, Lei
    Wei, Guo
    Han, Yan
    Liu, Weicheng
    Li, Hongwei
    Wang, Jun
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1173 - 1178