Investigation on short channel GGNMOS ESD protection device for low power IC

被引:0
|
作者
Hossaini, E. [1 ]
Chowdhury, S. S. [1 ]
Mahn, M. [1 ]
Ahmed, A. M. [1 ]
Hakim, M. M. A. [2 ]
机构
[1] Ulkasemi Ltd, Dhaka 1206, Bangladesh
[2] East West Univ, Dept Elect & Elect Engn, Dhaka 1212, Bangladesh
关键词
ESD; GGNMOS Parasitic BJT; Snapback; P-well doping; work-function; substrate resistance; External Resistance; TCAD; SCR; SCHEME;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the variation of trigger and hold voltages of electrostatic discharge (ESD) snapback of a 20 nm grounded-gate NMOS (GGNMOS) are analyzed by changing different parameters such as the p-well doping, gate work-function, drain to body contact distance and external resistance added to the body contact using TCAD simulation. It was found that decreasing the body doping concentration of a 20 nm GGNMOS decreases the trigger and hold voltages. Increasing the gate work-function increases the trigger and hold voltages. The body contact with respect to drain was moved closer, as a result, the trigger and hold voltages were increased. External resistance was added to the body contact terminal and with increased resistances, the trigger and hold voltages decreased. The results inevitably show routes toward optimization and designing of a low voltage ESD protection circuit for aggressively scaled technology node.
引用
收藏
页码:1164 / 1167
页数:4
相关论文
共 50 条
  • [31] Protection Power device performance investigation using TCAD simulations
    Roqueta, F.
    Tahri, K.
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [32] Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits
    Lin, Chun-Yu
    Ker, Ming-Dou
    [J]. IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 58 - 61
  • [33] PRML read-channel IC combines speed, low power
    Schweber, B
    [J]. EDN, 1996, 41 (12) : 32 - +
  • [35] Analysis of SCR Based ESD Protection Device with Optimized Low Trigger Voltage for Low Trigger Voltage Applications
    Lee, Byung-Seok
    Koo, Yong-Seo
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (06) : 792 - 799
  • [36] A Low-Leakage Power Clamp ESD Protection Circuit with Prolonged ESD Discharge Time and Compact Detection Network
    Cao, Jian
    Ye, Zhenxu
    Wang, Yuan
    Lu, Guangyi
    Zhang, Xing
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [37] Low Ron and high robustness ESD protection design for low-voltage power clamp application
    Song, BoBae
    Koo, YongSeo
    [J]. ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
  • [38] Investigation of CDM ESD Protection Capability Among Power-Rail ESD Clamp Circuits in CMOS ICs With Decoupling Capacitors
    Huang, Yi-Chun
    Ker, Ming-Dou
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 84 - 94
  • [39] Ku-band- low noise amplifier with using short-stub ESD protection
    Park, CK
    Kim, MG
    Kim, CH
    Hong, SC
    [J]. 2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 671 - 674
  • [40] Ku-band low noise amplifier with using short-stub ESD protection
    Park, CK
    Kim, MG
    Kim, CH
    Hong, S
    [J]. 2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : A157 - A160