HIGH-RADIX RESIDUE ARITHMETIC BASES FOR LOW-POWER DSP SYSTEMS

被引：0

作者：

Kouretas, I. ^{[1
]}

Paliouras, V. ^{[1
]}

机构：

[1] Univ Patras, Dept Elect & Comp Engn, Patras 26500, Greece

来源：

2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2 | 2009年

关键词：

residue arithmetic; low-power design; RNS;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper investigates the use of residue arithmetic as a tool to reduce the switching activity in a DSP system. As shown the output data sequence of binary-to-residue converters is decorrelated, output switching activity is decreased in practical cases, when compared to switching activity in an two's- complement based system. Experimental results provide power consumption details for binary-to-RNS converters. Furthermore, a new high-radix binary-to-residue converter architecture is proposed. Finally, RNS bases comprising both radix-2 and radix-3 moduli, suitable for low-power systems are proposed and the impact of conversion is quantified.

引用

页码：693 / 698

页数：6

共 50 条

[21] Narrow bus encoding for low-power DSP systems
Shin, Y
Choi, K
Chang, YH
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 656 - 660
[22] Low-power embedded DSP core for communication systems
Tsao, YL
Chen, WH
Tan, MH
Lin, MC
Jou, SJ
EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2003, 2003 (13) : 1355 - 1370
[23] A Low-Complexity High-Radix RNS Multiplier
Kouretas, Ioannis
Paliouras, Vassilis
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (11) : 2449 - 2462
[24] High-radix signed-digit arithmetic using symbolic substitution computations
Cherri, AK
OPTICS COMMUNICATIONS, 1996, 128 (1-3) : 108 - 122
[25] High-radix low-complexity architectures for long-length DCT using conventional arithmetic and ROM-based distributed arithmetic
Hsiao, SF
Hu, YH
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 172 - 175
[26] Synthesis of low-power DSP systems using a genetic algorithm
Bright, MS
Arslan, T
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2001, 5 (01) : 27 - 40
[27] Classified one-step high-radix signed-digit arithmetic units
Cherri, AK
OPTICAL ENGINEERING, 1998, 37 (08) : 2324 - 2333
[28] Complex logarithmic number system arithmetic using high-radix redundant CORDIC algorithms
Lewis, D
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 194 - 203
[29] Low-power high-performance arithmetic circuits and architectures
Fahim, AM
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
[30] High-speed and low-power split-radix FFT
Yeh, WC
Jen, CW
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2003, 51 (03) : 864 - 874

← 1 2 3 4 5 →