Study of the UBM to copper interface robustness of solder bumps in flip chip packages

被引:0
|
作者
Dreybrodt, J. [1 ]
Dupraz, Y. [1 ]
机构
[1] EM Microelect Marin SA Swatch Grp, CH-2074 Marin, Switzerland
关键词
Flip chip; Bump; Shear test; Robustness; UBM delamination; TEM; RELIABILITY; DESIGN;
D O I
10.1016/j.microrel.2014.07.114
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Shear tests on SnAg solder bumps were performed with a reduced height to the surface for a high shear force on the under bump metallurgy (UBM) to redistribution layer (RDL) copper interface. By this the failure mechanism of UBM-RDL delamination after stress tests simulating several assembly reflows could be reproduced. A design of experiment was done with corner wafers at worst case conditions for topography and interface clean. TEM cross sections confirmed nano scale carbon residues in the interface when reducing the clean efficiency. This results in a mechanically weakened interface with,a present electrical contact. The shear test with reduced height is a more severe test beyond the JEDEC test to verify the bump robustness. This is important when existing bump technologies are used for flip chip package solutions with increased solder reflow requirements. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1969 / 1971
页数:3
相关论文
共 50 条
  • [41] An analysis of interface delamination in flip-chip packages
    Mercado, LL
    Sarihan, V
    Hauck, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1332 - 1337
  • [42] Effects of electromigration on microstructural evolution of eutectic SnPb flip chip solder bumps
    Kim, Dae-Gon
    Moon, Won-Chul
    Jung, Seung-Boo
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2391 - 2395
  • [43] Calculation of shape and experimental creation of AuSn solder bumps for flip chip applications
    Hutter, M
    Oppermann, H
    Engelmann, G
    Wolf, J
    Ehrmann, O
    Aschenbrenner, R
    Reichl, H
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 282 - 288
  • [44] Electromigration behavior of flip-chip solder bumps subjected to RF stressing
    Ramanathan, Lakshmi N.
    Jang, Jin-Wook
    Tang, Jinbang
    Frear, D. R.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 325 - 329
  • [45] The simulation and analysis of current crowding and Joule heat in flip chip solder bumps
    Liu, Peisheng
    Yang, Longlong
    Hang, Jinxin
    Lu, Ying
    Key Engineering Materials, 2015, 645 : 319 - 324
  • [46] Ultra low alpha emission lead free solder for flip chip bumps
    Moriwaka, Y
    Takahashi, S
    Kohinata, M
    Uchiyama, N
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 559 - 564
  • [47] Estimation of thermal fatigue life of solder joints in flip chip packages
    Tsukamoto, K
    Hori, E
    NEC RESEARCH & DEVELOPMENT, 2000, 41 (04): : 383 - 387
  • [48] Analysis of interfacial cracking in flip chip packages with viscoplastic solder deformation
    Heffes, MJ
    Nied, HF
    JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (01) : 135 - 141
  • [49] Study of electromigration-induced Cu consumption in the flip-chip Sn/Cu solder bumps
    Liu, C. Y.
    Ke, Lin
    Chuang, Y. C.
    Wang, S. J.
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (08)
  • [50] Interfacial adhesion study for Copper/SiLK interconnects in flip-chip packages
    Miller, MR
    Ho, PS
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 965 - 970