Study of the UBM to copper interface robustness of solder bumps in flip chip packages

被引:0
|
作者
Dreybrodt, J. [1 ]
Dupraz, Y. [1 ]
机构
[1] EM Microelect Marin SA Swatch Grp, CH-2074 Marin, Switzerland
关键词
Flip chip; Bump; Shear test; Robustness; UBM delamination; TEM; RELIABILITY; DESIGN;
D O I
10.1016/j.microrel.2014.07.114
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Shear tests on SnAg solder bumps were performed with a reduced height to the surface for a high shear force on the under bump metallurgy (UBM) to redistribution layer (RDL) copper interface. By this the failure mechanism of UBM-RDL delamination after stress tests simulating several assembly reflows could be reproduced. A design of experiment was done with corner wafers at worst case conditions for topography and interface clean. TEM cross sections confirmed nano scale carbon residues in the interface when reducing the clean efficiency. This results in a mechanically weakened interface with,a present electrical contact. The shear test with reduced height is a more severe test beyond the JEDEC test to verify the bump robustness. This is important when existing bump technologies are used for flip chip package solutions with increased solder reflow requirements. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1969 / 1971
页数:3
相关论文
共 50 条
  • [21] Interface thermal characteristics of flip chip packages - A numerical study
    Kandasamy, Ravi
    Mujumdar, A. S.
    APPLIED THERMAL ENGINEERING, 2009, 29 (5-6) : 822 - 829
  • [22] A Comparison Study of Electromigration Performance of Pb-free Flip Chip Solder Bumps
    Su, Peng
    Li, Li
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 903 - 908
  • [23] A reliability comparison of electroplated and stencil printed flip-chip solder bumps based on UBM related intermetallic compound growth properties
    Gong, JF
    Xiao, GW
    Chan, PCH
    Lee, RSW
    Yuen, MMF
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 685 - 691
  • [24] Analyses of flip chip bumps and solder joints for six sigma manufacturing
    Wolverton, M
    Chan, YW
    Baughn, T
    ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 166 - 170
  • [25] Solder-jetted eutectic PbSn bumps for flip-chip
    Baggerman, AFJ
    Schwarzbach, D
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04): : 371 - 381
  • [26] A reliability comparison of electroplated and stencil printed flip-chip solder bumps based on UBM related intermetallic compound growth properties
    Gong, JF
    Chan, PCH
    Xiao, GW
    Lee, RSW
    Yuen, MMF
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2006, 29 (01): : 164 - 172
  • [27] Flip chip interconnection using copper wire bumps
    Baldwin, Daniel F.
    Advanced Packaging, 2006, 15 (03):
  • [28] Effects of preexisting voids on electromigration failure of flip chip solder bumps
    Tang, ZR
    Shi, FG
    MICROELECTRONICS JOURNAL, 2001, 32 (07) : 605 - 613
  • [29] Flip chip assembly and reliability using gold/tin solder bumps
    Oppermann, H
    Hutter, M
    Klein, M
    Reichl, H
    MICRO-OPTICS: FABRICATION, PACKAGING, AND INTEGRATION, 2004, 5454 : 21 - 30
  • [30] Fluxless submicron flip chip bonding technology using solder bumps
    Yamauchi, A
    FIFTH ANNUAL PAN PACIFIC MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2000, : 209 - 213