Study on the Key Technology of Integrated Analog Chip Test and System Design

被引:0
|
作者
Liu Jingmeng [1 ]
Liao Min [1 ]
Chen Weihai [1 ]
Xu Dong [2 ]
机构
[1] Beijing Univ Aeronaut & Astronaut, Sch Automat, Beijing 100191, Peoples R China
[2] Beijing Univ Aeronaut & Astronaut, Robot Inst, Beijing 100191, Peoples R China
关键词
integrated analog chip; AD converter; LCD; self-recovery fuse; bus; SIGNAL;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An integrated analog chip tester has been designed. Since we need to test the analog voltage of analog devices, a kernel architecture based on Single Chip Computer(MCU) and AD converter has been designed. In order to solve the possible blight to tester caused by the damaged chips. This paper presents a technology for isolating inside and outside bus, a technology for double power supplies and a technology for power supply protection. The whole design idea of the tester is introduced in detail. AD converter circuit, DA converter circuit, Op amp testing circuit, CW3524 testing circuit and LCD interface circuit have been designed. The procedure of software design is presented, and the primary software modules are explained in detail. Experiment showpiece has been developed. The results of experiments verify the correctness of the design.
引用
收藏
页码:484 / +
页数:3
相关论文
共 50 条
  • [21] Chip and Its Key Technology for Monolithically Integrated Visible Light Communication and Sensing
    Wang Y.
    Yin Q.
    Ye Z.
    Fu K.
    Wang H.
    Su Y.
    Gao X.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2022, 44 (08): : 2725 - 2729
  • [22] Integrated Balun Design For SiGe System-On-A-Chip
    Salnikov, A. S.
    Kokolov, A. A.
    Schevennan, F. I.
    Musenov, R. Yu.
    Dobush, I. M.
    Babak, L. I.
    2016 DYNAMICS OF SYSTEMS, MECHANISMS AND MACHINES (DYNAMICS), 2016,
  • [23] Test System for Digital General-purpose Integrated Chip
    Zhu, Aijun
    MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 : 2926 - 2930
  • [24] Key technology of GLCC control system design
    Zhou, Bin
    Cheng, Jinjun
    Liu, Xin
    PROCEEDINGS OF THE 2016 3RD INTERNATIONAL CONFERENCE ON MATERIALS ENGINEERING, MANUFACTURING TECHNOLOGY AND CONTROL, 2016, 67 : 308 - 312
  • [25] Analog Chip design in the Master Study Program ET and Telematics
    不详
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2008, 125 (04): : A32 - A32
  • [26] An IP Wrapper Design for System-on-a-Chip Test
    Wang, Danghui
    Gao, Deyuan
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
  • [27] System chip test: How will it impact your design?
    Zorian, Y
    Marinissen, EJ
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 136 - 141
  • [28] Driving research in system-chip design technology
    Gupta, R
    COMPUTER, 2003, 36 (07) : 95 - 97
  • [29] Physical Design Methodology for Analog Circuits In A System-On-A-Chip Environment
    Soenen, Eric
    ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 73 - 73
  • [30] DESIGN OF MICROCONTROLLER BASED TEST BENCH FOR A MULTICHANNEL INTEGRATED BIOSENSOR CHIP
    Zhang, Xin
    Li, Yingxin
    Zhang, Yulong
    Chen, Zuhui
    Liu, Shi
    Nelson, Richard D.
    LaRue, John C.
    PROCEEDINGS OF THE ASME SUMMER BIOENGINEERING CONFERENCE - 2009, PT A AND B, 2009, : 901 - 902