共 50 条
- [32] 32-bit RISC CPU Based on MIPS Instruction Fetch Module Design [J]. FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, : 754 - 760
- [33] Instruction Fetch Module Design of 32-bit RISC CPU Based on MIPS [J]. DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1109 - 1116
- [34] Design and Simulation of 32-Bit RISC Architecture Based on MIPS using VHDL [J]. ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
- [35] Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (11): : 2698 - 2705
- [36] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
- [37] A 32-bit RISC microprocessor with DSP functionality: Rapid prototyping [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (05): : 1339 - 1347
- [39] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE. [J]. Electronic Products (Garden City, New York), 1986, 28 (24): : 44 - 51