Physics based model for potential distribution and threshold voltage of gate-all-around tunnel field effect transistor (GAA-TFET)

被引：2
|
作者：
Usha, C. [1 ]
Vimala, P. [1 ]
Ramakrishnan, V. N. [2 ]
机构：
[1] Dayananda Sagar Coll Engn, Dept Elect & Commun, Bangalore 560078, Karnataka, India
[2] Vellore Inst Technol, Dept Elect & Commun, Vellore 632014, Tamil Nadu, India
来源：
MATERIALS TODAY-PROCEEDINGS | 2021年 / 45卷
关键词：
Tunnel field effect transistor; Surface potential; Threshold voltage; Threshold voltage roll off; Drain current; TCAD Simulation; FET; DESIGN;
D O I：
10.1016/j.matpr.2020.10.946
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, we propose physics based modeling for p-type surrounding gate TFET with single material gate. The surface potential is modeled from 2-D Poisson's equation using Parabolic Approximation method. From the surface potential equation threshold voltage, threshold voltage roll off, drain current and Subthreshold Swing is modeled. The simulation of the model provides the threshold of 0.4 V, threshold voltage roll off less than 0.1 and Subthreshold Swing of 41 mV/dec. The model is validated using ATLAS TCAD Simulation Tool. (C) 2019 Elsevier Ltd. All rights reserved. Selection and Peer-review under responsibility of the scientific committee of the 2nd International Conference on Nanoscience and Nanotechnology.
引用
收藏
页码：4052 / 4057
页数：6
相关论文
共 50 条
  • [1] An Analytical Modeling Approach for a Gate All Around (GAA) Tunnel Field Effect Transistor (TFET)
    Narang, Rakhi
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [2] A Simplified Surface Potential Based Current Model for Gate-All-Around Carbon Nanotube Field Effect Transistor (GAA-CNFET)
    Dixit, Ankita
    Gupta, Navneet
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2021, 14 (02): : 159 - 168
  • [3] Design Optimization of InAs-Based Gate-All-Around (GAA) Arch-Shaped Tunneling Field-Effect Transistor (TFET)
    Seo, Jae Hwa
    Yoon, Young Jun
    Jo, Young-Woo
    Son, Dong-Hyeok
    Cho, Seongjae
    Kwon, Hyuck-In
    Lee, Jung-Hee
    Kang, In Man
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) : 10199 - 10203
  • [4] Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET)
    Seo, Jae Hwa
    Yoon, Young Jun
    Lee, Seongmin
    Lee, Jung-Hee
    Cho, Seongjae
    Kang, In Man
    CURRENT APPLIED PHYSICS, 2015, 15 (03) : 208 - 212
  • [5] A new analytical approach to threshold voltage modeling of triple material gate-all-around heterojunction tunnel field effect transistor
    C. Usha
    P. Vimala
    Indian Journal of Physics, 2021, 95 : 1365 - 1371
  • [6] A new analytical approach to threshold voltage modeling of triple material gate-all-around heterojunction tunnel field effect transistor
    Usha, C.
    Vimala, P.
    INDIAN JOURNAL OF PHYSICS, 2021, 95 (07) : 1365 - 1371
  • [7] An Analytical Modeling of Conical Gate-All-Around Tunnel Field Effect Transistor
    Usha C
    Vimala P
    Silicon, 2021, 13 : 2563 - 2568
  • [8] Design analysis of Gate-All-Around nanowire tunnel field effect transistor
    Sharma, Nitika
    Garg, Nidhi
    Kaur, Gurpreet
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 5308 - 5314
  • [9] An Analytical Modeling of Conical Gate-All-Around Tunnel Field Effect Transistor
    Usha, C.
    Vimala, P.
    SILICON, 2021, 13 (08) : 2563 - 2568
  • [10] Design and Analysis of Gate Engineered Gate-All-Around (GAA) Charge Plasma Nanowire Field Effect Transistor
    Solay, Leo Raj
    Kumar, Pradeep
    Amin, Intekhab
    Anand, Sunny
    2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
12345