NIPSOM: Parallel Architecture and Implementation of a Growing SOM

被引:1
|
作者
Valova, Iren [1 ]
Beaton, Derek [1 ]
MacLean, Dan [1 ]
Hammond, John [1 ]
机构
[1] Univ Massachusetts Dartmouth, Dept Comp & Informat Sci, N Dartmouth, MA 02747 USA
来源
COMPUTER JOURNAL | 2010年 / 53卷 / 06期
关键词
self-organizing maps; growing neural networks; parallelism; SELF-ORGANIZING NETWORK; ALGORITHM; COMPUTER; MAPS;
D O I
10.1093/comjnl/bxp065
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work describes a parallel implementation of a distinctly different concept in self-organizing maps (SOMs)-processing of the input as a whole, in parallel, via neurons attracted to cover regions of the input space rather than single input instances. The algorithm is analyzed from the perspective of its parallelism and a simple multi-machine concept is utilized to demonstrate the parallel nature of the neural network architecture. The nature of the classic SOM (Ozdzynski, P., Lin, A., Liljeholm, M. and Beatty, J. (2002) A parallel implementation of Kohonen's self-organizing map algorithm: performance and scalability. Neurocomputing, 44-46, 567-571) algorithm displays some parallel characteristics, but contains several bottlenecks, which prevent a true parallel execution. Most SOM parallel implementations either deal with expensive hardware that requires considerable algorithm adaptation, or run multiple instances of SOM on multiple machines and choose the most relevant, or adopt controller-worker architecture with the controller machine presenting a significant bottleneck in the parallelism. Our algorithm (Valova, I., Szer, D., Gueorguieva, G. and Buer, A. (2005) A parallel growing architecture for self-organizing maps with unsupervised learning. Neurocomputing, 68C, 177-195), which we eventually named ParaSOM, reveals no need for significant adaptation to be ported to parallelism and the analysis and implementations we discuss illustrate this quality. This work presents two designs for parallelizing our algorithm and analyzes both while demonstrating the easiness in the transition to a parallel paradigm. We have illustrated the performance gain of the proposed implementation and compared it with other similar methods, from the perspectives of both parallelism and nature of the mapping algorithm.
引用
收藏
页码:753 / 771
页数:19
相关论文
共 50 条
  • [1] Parallel growing SOM monitored by genetic algorithm
    MacLean, Daniel
    Valova, Iren
    [J]. 2007 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-6, 2007, : 1697 - +
  • [2] A parallel implementation of a growing SOM promoting independent neural networks over distributed input space
    Hammond, John
    MacClean, Dan
    Valova, Iren
    [J]. 2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 958 - +
  • [3] Design and Implementation of Parallel SOM Model on GPGPU
    Khan, Saad Qasim
    Ismail, Muhammad Ali
    [J]. 2013 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (CSIT), 2013, : 233 - 237
  • [4] Parallel algorithm for growing SOM with regions of influence and neuron inertia
    Hammond, J
    Fischer, S
    Valova, I
    [J]. PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 292 - 297
  • [5] Convergence and optimization study of a growing parallel SOM through a genetic algorithm
    Beaton, Derek
    Valova, Iren
    MacLean, Dan
    Hammond, John
    [J]. 2006 IEEE/AIAA 25TH DIGITAL AVIONICS SYSTEMS CONFERENCE, VOLS 1- 3, 2006, : 1140 - +
  • [6] ON THE ARCHITECTURE AND IMPLEMENTATION OF PARALLEL ORDINAL MACHINES
    BENDAVID, A
    BENDAVID, G
    [J]. IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1995, 25 (01): : 159 - 168
  • [7] Design and Implementation of the PAPRICA Parallel Architecture
    A. Broggi
    G. Conte
    F. Gregoretti
    C. Sansoè
    R. Passerone
    L.M. Reyneri
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 19 : 5 - 18
  • [8] Design and implementation of the PAPRICA parallel architecture
    Dipto. Ingegneria dell'Informazione, Università di Parma, Italy
    不详
    不详
    不详
    不详
    不详
    不详
    不详
    不详
    不详
    [J]. J VLSI Signal Process Syst Signal Image Video Technol, 1 (5-18):
  • [9] Design and implementation of the PAPRICA parallel architecture
    Broggi, A
    Conte, G
    Gregoretti, F
    Sansoe, C
    Passerone, R
    Reyneri, LM
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (01): : 5 - 18
  • [10] On the architecture and implementation of parallel ordinal machines
    Hebrew Univ of Jerusalem, Jerusalem, Israel
    [J]. IEEE Trans Syst Man Cybern, 1 (159-168):