Design and implementation of the PAPRICA parallel architecture

被引：0

作者：

Dipto. Ingegneria dell'Informazione, Università di Parma, Italy ^{[1
]}

不详 ^{[2
]}

不详 ^{[3
]}

不详 ^{[4
]}

不详 ^{[5
]}

不详 ^{[6
]}

不详 ^{[7
]}

不详 ^{[8
]}

不详 ^{[9
]}

不详 ^{[10
]}

机构：

来源：

J VLSI Signal Process Syst Signal Image Video Technol | / 1卷 / 5-18期

关键词：

This work was partially supported by CNR (Italian National Research Council) under the frame of Progetto Finalizzato Trasporti;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] Design and Implementation of the PAPRICA Parallel Architecture
A. Broggi
G. Conte
F. Gregoretti
C. Sansoè
R. Passerone
L.M. Reyneri
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 19 : 5 - 18
[2] Design and implementation of the PAPRICA parallel architecture
Broggi, A
Conte, G
Gregoretti, F
Sansoe, C
Passerone, R
Reyneri, LM
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (01): : 5 - 18
[3] Workload-driven parallel architecture simulator: design and implementation
Deng, Rangyu
Xie, Lunguo
[J]. Jisuanji Gongcheng/Computer Engineering, 1999, 25 (12): : 41 - 42
[4] The design and implementation of the massively parallel processor based on the matrix architecture
Noda, Hideyuki
Nakajima, Masami
Dosaka, Katsumi
Nakata, Kiyoshi
Higashida, Motoki
Yamamoto, Osamu
Mizumoto, Katsuya
Tanizaki, Tetsushi
Gyohten, Takayuki
Okuno, Yoshihiro
Kondo, Hiroyuki
Shimazu, Yukihiko
Arimoto, Kazutami
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 183 - 192
[5] Design and implementation of a high speed parallel architecture for ATM UNI
Tseng, WY
Chen, CC
Wei, DSL
Kuo, SY
[J]. SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 288 - 294
[6] Design and implementation of HDTV encoder system with parallel processing architecture
Xiong, HK
Yu, SY
Ye, W
[J]. ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 722 - 726
[7] A parallel design and implementation for backpropagation neural network using MIMD architecture
Fathy, SK
[J]. MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 1472 - 1475
[8] DESIGN ISSUES AND AN ARCHITECTURE FOR THE MONOLITHIC IMPLEMENTATION OF A PARALLEL DIGITAL SIGNAL PROCESSOR
FELLMAN, RD
[J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 839 - 852
[9] A parallel design and implementation for backpropagation neural network using MIMD architecture
Fathy, SK
Syiam, MM
[J]. ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 1361 - 1366
[10] Design and Implementation of High Performance Parallel CRC Architecture for Advanced Data Communication
Arifin, Md Mashrur
Hasan, Md Tariq
Islam, Md Tarikul
Hasan, Md Almahmud
Mondal, Himadri Shekhar
[J]. 2019 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2019,

← 1 2 3 4 5 →