Design and implementation of the PAPRICA parallel architecture

被引:8
|
作者
Broggi, A [1 ]
Conte, G
Gregoretti, F
Sansoe, C
Passerone, R
Reyneri, LM
机构
[1] Univ Parma, Dipartimento Ingn Informaz, I-43100 Parma, Italy
[2] Politecn Torino, Dipartimento Elettron, Turin, Italy
关键词
IEEE Computer Society; Mathematical Morphology; Computational Paradigm; Graphic Operator; Road Detection;
D O I
10.1023/A:1008095714465
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper PAPRICA, a massively parallel coprocessor devoted to the analysis of bitmapped images is presented considering first the computational model, then the architecture and its implementation, and finally the performance analysis. The main goal of the project was to develop a subsystem to be attached to a standard workstation and to operate as a specialized processing module in dedicated systems. The computational model is strongly related to the concepts of mathematical morphology, and therefore the instruction set of the processing units implements basic morphological transformations. Moreover, the specific processor virtualization mechanism allows to handle and process multiresolution data sets. The actual implementation consists of a mesh of 256 single bit processing units operating in a SIMD style and is based on a set of custom VLSI circuits. The architecture comprises specific hardware extensions that significantly improved performances in real-time applications.
引用
收藏
页码:5 / 18
页数:14
相关论文
共 50 条
  • [1] Design and Implementation of the PAPRICA Parallel Architecture
    A. Broggi
    G. Conte
    F. Gregoretti
    C. Sansoè
    R. Passerone
    L.M. Reyneri
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 19 : 5 - 18
  • [2] Design and implementation of the PAPRICA parallel architecture
    Universita di Parma, Parma, Italy
    [J]. J VLSI Signal Process Syst Signal Image Video Technol, 1 (5-18):
  • [3] The design and implementation of the massively parallel processor based on the matrix architecture
    Noda, Hideyuki
    Nakajima, Masami
    Dosaka, Katsumi
    Nakata, Kiyoshi
    Higashida, Motoki
    Yamamoto, Osamu
    Mizumoto, Katsuya
    Tanizaki, Tetsushi
    Gyohten, Takayuki
    Okuno, Yoshihiro
    Kondo, Hiroyuki
    Shimazu, Yukihiko
    Arimoto, Kazutami
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 183 - 192
  • [4] Workload-driven parallel architecture simulator: design and implementation
    Deng, Rangyu
    Xie, Lunguo
    [J]. Jisuanji Gongcheng/Computer Engineering, 1999, 25 (12): : 41 - 42
  • [5] Design and implementation of HDTV encoder system with parallel processing architecture
    Xiong, HK
    Yu, SY
    Ye, W
    [J]. ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 722 - 726
  • [6] Design and implementation of a high speed parallel architecture for ATM UNI
    Tseng, WY
    Chen, CC
    Wei, DSL
    Kuo, SY
    [J]. SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 288 - 294
  • [7] A parallel design and implementation for backpropagation neural network using MIMD architecture
    Fathy, SK
    [J]. MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 1472 - 1475
  • [8] A parallel design and implementation for backpropagation neural network using MIMD architecture
    Fathy, SK
    Syiam, MM
    [J]. ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 1361 - 1366
  • [9] DESIGN ISSUES AND AN ARCHITECTURE FOR THE MONOLITHIC IMPLEMENTATION OF A PARALLEL DIGITAL SIGNAL PROCESSOR
    FELLMAN, RD
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 839 - 852
  • [10] Parallel computing architecture design and implementation method based on C/S mode
    Liu, Yun
    Wang, Yonggui
    [J]. Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2013, 34 (07): : 889 - 893