14-mW 5-GHz frequency synthesizer with CMOS logic divider and phase-switching dual-modulus prescaler

被引：0
|
作者：
Kim, Myeungsu [1 ]
Park, T. J. [1 ]
Kwon, Yongil [1 ]
Lim, Joonhyung [1 ]
Park, Sang-Gyu [1 ]
Kim, Sung-Han [1 ]
机构：
[1] Samsung Elect Mech, LAB Cent R&D, Suwon 443743, Gyunggi Do, South Korea
来源：
2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM | 2006年
关键词：
frequency divider; integer NPLL; phase locked loop; phase switching; prescaler;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 5-GHz frequency synthesizer for ZIGBEE(IEEE 802.15.4) was implemented. It consumes only 14mW adopting CMOS Logic divider and phase-switching dual-modulus. A 2(nd) loop filter is internally embodied to reduce external components. The phase switching is made between the 45 degrees spaced output phases to reduce the power consumption and improve the robustness of circuit. This synthesizer was fabricated in 0.18-um technology; it consumes 8mA at 1.8V and offers I00kHz-loop bandwidth and -103dBc/Hz at an offset of 1MHz. the lock time is 30us. The PLL output tuning range is 11% from 2.37GHz to 2.66GHz.
引用
收藏
页码：449 / 452
页数：4
相关论文
共 42 条
  • [21] A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver
    Rategh, HR
    Samavati, H
    Lee, TH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) : 780 - 787
  • [22] An 8.3-GHz dual-modulus divide-by-31/32 prescaler using enhanced phase switching
    Li, Dapeng
    Cai, Min
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 620 - 623
  • [23] Low-Power Dual-Modulus Frequency Divider by 4/5 up to 13-GHz in 0.13μm CMOS
    Issakov, Vadim
    Trotta, Saverio
    2017 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2017, : 150 - 153
  • [24] 58.8/39.2 GHz dual-modulus CMOS frequency divider with 9.2 x 5.2 μm core size
    Motoyoshi, M.
    Fujishima, M.
    ELECTRONICS LETTERS, 2007, 43 (02) : 98 - 100
  • [25] A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier
    Shu, KL
    Sánchez-Sinencio, E
    Silva-Martínez, J
    Embabi, SHK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) : 866 - 874
  • [26] A 44GHz dual-modulus divide-by-4/5 prescaler in 90nm CMOS technology
    Lee, Chihun
    Cho, Lan-Chou
    Liu, Shen-Iuan
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 397 - 400
  • [27] A 14-GHz 256/257 dual-modulus prescaler with secondary feedback and its application to a monolithic CMOS 10.4-GHz phase-locked loop
    Yang, DJ
    Kenneth, KO
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (02) : 461 - 468
  • [28] Sub-mW multi-GHz CMOS dual-modulus prescalers based on programmable Injection-Locked Frequency Dividers
    Yu, Xiaopeng
    Zhou, Jianjun
    Yan, Xiaolang
    Lim, Wei Meng
    Do, Manh Anh
    Yeo, Kiat Seng
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 387 - +
  • [29] Theoretical and experimental evaluation of the phase noise behavior of a dual-loop frequency synthesizer for 5-GHz WLANs
    Plessas, Fotis
    Vatti, Sofia
    Kalivas, Grigorios
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (04) : 577 - 588
  • [30] A 1-GHZ/0.9-MW CMOS SIMOX DIVIDE-BY-128 129 DUAL-MODULUS PRESCALER USING A DIVIDE-BY-2/3 SYNCHRONOUS COUNTER
    KADO, Y
    SUZUKI, M
    KOIKE, K
    OMURA, Y
    IZUMI, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 513 - 517
12345