A Parallel Solver to the Three-Level VSC Modeling for HIL Application

被引：0

作者：

Liu, Chen ^{[1
]}

Ma, Rui ^{[1
]}

Bai, Hao ^{[1
]}

Gecther, Franck ^{[1
]}

Gao, Fei ^{[1
]}

机构：

[1] Univ Bourgogne Franche Comte, UTBM, Energy Dept, FEMTO ST,CNRS,UMR 6174, Besancon, France

来源：

2018 IEEE TRANSPORTATION AND ELECTRIFICATION CONFERENCE AND EXPO (ITEC) | 2018年

基金：

欧盟地平线“2020”;

关键词：

FPGA; Parallel Calculation; Diode-clamped three level voltage source Converter; HIL; FlexRIO; REAL-TIME SIMULATION; POWER CONVERTERS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents enhanced parallel field programmable gate array (FPGA) architecture for solving the model of diode-clamped three-level voltage source converter (VSC). The simulator is intended for the testing evaluation of digital control based on the hardware-in-the-loop (HIL) concept. The philosophies of the proposed implementation are: 1) it enables to the use of simulation as low as 40 nanoseconds, 2) it can provide a fixed timeline for the whole system execution; 3) it effectively utilize the parallel architecture in the FPGA. The implementation results in the National Instruments FlexRIO PXIe-7975 platform are compared with offline simulation in Matlab. The results show high accuracy of the modeling approach.

引用

页码：108 / 113

页数：6

共 50 条

[21] Three-level parallel J-Jacobi algorithms for Hermitian matrices
Singer, Sanja
Singer, Sasa
Novakovic, Vedran
Davidovic, Davor
Bokulic, Kresimir
Uscumlic, Aleksandar
APPLIED MATHEMATICS AND COMPUTATION, 2012, 218 (09) : 5704 - 5725
[22] New topology of three-level reinjection current source converter in parallel
Yang, Baofeng
Wu, Zhenjun
Liu, Yonghe
Li, Yaohua
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2009, 24 (05): : 67 - 72
[23] A class of three-level experimental designs for response surface modeling
Morris, MD
TECHNOMETRICS, 2000, 42 (02) : 111 - 121
[24] Modeling and Control of a Three-level Dual Output Voltage Converter
Hussein, Ahmed S.
Jayan, Vijesh
Ghias, Amer
2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 1215 - 1219
[25] Modeling and Simulating Astronaut's Performance in a Three-Level Architecture
Wang, Chunhui
Chen, Shanguang
Liu, Yuqing
Wang, Dongmei
Huang, Shoupeng
Tian, Yu
ENGINEERING PSYCHOLOGY AND COGNITIVE ERGONOMICS (EPCE 2018), 2018, 10906 : 713 - 724
[26] Modeling Morpheme Triplets with a Three-level Hierarchical Dirichlet Process
Kumyol, Serkan
Can, Burcu
PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ASIAN LANGUAGE PROCESSING (IALP), 2016, : 366 - 369
[27] Research on the modeling method of NPC three-phase three-level inverter
Feng, Tianzhi
Chen, Chaobo
Li, Jichao
Zhang, Hongpeng
Wang, Kun
2020 CHINESE AUTOMATION CONGRESS (CAC 2020), 2020, : 3808 - 3813
[28] Three-level BDDC
Courant Institute of Mathematical Sciences, New York University, 251 Mercer Street, NY, NY 10012, United States
Lect. Notes Comput. Sci. Eng., 2007, (437-444): : 437 - 444
[29] Modeling and Analysis of Three-Level DC-DC Boost Power Converter Application to Photovoltaic Cells
Mahfoudi, Elmostafa
Mesbahi, Abdelouahed
Radouane, Abdelhadi
LOGISTIQUA2020: 2020 IEEE 13TH INTERNATIONAL COLLOQUIUM OF LOGISTICS AND SUPPLY CHAIN MANAGEMENT (LOGISTIQUA 2020), 2020,
[30] Three-level VSC-HVDC based on direct power control connecting offshore wind farm
Xie, Da
Xie, Lei
Zhang, Yan-Chi
Ai, Qian
Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2010, 38 (14): : 98 - 103

← 1 2 3 4 5 →