A Parallel Solver to the Three-Level VSC Modeling for HIL Application

被引:0
|
作者
Liu, Chen [1 ]
Ma, Rui [1 ]
Bai, Hao [1 ]
Gecther, Franck [1 ]
Gao, Fei [1 ]
机构
[1] Univ Bourgogne Franche Comte, UTBM, Energy Dept, FEMTO ST,CNRS,UMR 6174, Besancon, France
基金
欧盟地平线“2020”;
关键词
FPGA; Parallel Calculation; Diode-clamped three level voltage source Converter; HIL; FlexRIO; REAL-TIME SIMULATION; POWER CONVERTERS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents enhanced parallel field programmable gate array (FPGA) architecture for solving the model of diode-clamped three-level voltage source converter (VSC). The simulator is intended for the testing evaluation of digital control based on the hardware-in-the-loop (HIL) concept. The philosophies of the proposed implementation are: 1) it enables to the use of simulation as low as 40 nanoseconds, 2) it can provide a fixed timeline for the whole system execution; 3) it effectively utilize the parallel architecture in the FPGA. The implementation results in the National Instruments FlexRIO PXIe-7975 platform are compared with offline simulation in Matlab. The results show high accuracy of the modeling approach.
引用
收藏
页码:108 / 113
页数:6
相关论文
共 50 条
  • [1] A control strategy for three-level VSC-HVDC system
    Liu, HT
    Xu, Z
    Gao, Z
    2002 IEEE POWER ENGINEERING SOCIETY SUMMER MEETING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 480 - 485
  • [2] A Three-Level Parallel Algorithm For MrBayes 3.2
    Zhao, Mingjie
    Ren, Qiang
    Wang, Yilin
    Deng, Ruikang
    Ren, Mingming
    Wang, Gang
    Liu, Xiaoguang
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 1246 - 1250
  • [3] Application of parallel three-level inverters to the speed control of induction motors in traction drives
    Yeh, Sheng-Nian
    Hwang, Jonq-Chin
    Huang, Han-Jung
    PROCEEDINGS OF THE ASME/IEEE JOINT RAIL CONFERENCE AND THE ASME INTERNAL COMBUSTION ENGINE DIVISION SPRING TECHNICAL CONFERENCE - 2007, 2007, : 279 - 287
  • [4] Modeling of a three-level quadratic boost converter
    Borchardt, Mauricio
    Orige, Mateus C.
    Bueno, Mateus de F.
    Escobar, Gerardo
    de Novaes, Yales R.
    2019 IEEE 15TH BRAZILIAN POWER ELECTRONICS CONFERENCE AND 5TH IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (COBEP/SPEC), 2019,
  • [5] Suppression of Circulating Current in Parallel Operation of Three-Level Converters
    Son, Young-Kwang
    Chee, Seung-Jun
    Lee, Younggi
    Sul, Seung-Ki
    Lim, Changjin
    Huh, Sungjae
    Oh, Jaeyoon
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2370 - 2375
  • [6] Nonlinear Modeling and Improved Suppression of Zero-Sequence Circulating Current for Parallel Three-Level Inverters
    Li, Zhongrui
    Nie, Ziling
    Ai, Sheng
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2023, 11 (03) : 3036 - 3049
  • [7] Modeling Intraindividual Variability in Three-Level Multilevel Models
    Nestler, Steffen
    Geukes, Katharina
    Back, Mitja D.
    METHODOLOGY-EUROPEAN JOURNAL OF RESEARCH METHODS FOR THE BEHAVIORAL AND SOCIAL SCIENCES, 2018, 14 (03) : 95 - 108
  • [8] Modeling and Design for a Intelligent Three-Level Boost Converter
    Lu Dayong
    Li Chaowei
    Shi Jingtian
    2013 INTERNATIONAL CONFERENCE ON PROCESS EQUIPMENT, MECHATRONICS ENGINEERING AND MATERIAL SCIENCE, 2013, 331 : 11 - +
  • [9] Investigation of modeling and simulation for a three-level matrix converter
    Zhang, HQ
    Wang, XS
    Wang, LG
    Xu, DG
    PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2004, : 818 - 823
  • [10] Three-level modeling of a speed-scaling supercomputer
    Rumyantsev, Alexander
    Basmadjian, Robert
    Astafiev, Sergey
    Golovin, Alexander
    ANNALS OF OPERATIONS RESEARCH, 2023, 331 (02) : 649 - 677