Field configurable system-on-chip device architecture

被引:10
|
作者
Knapp, S [1 ]
Tavana, D [1 ]
机构
[1] Triscend Corp, Mt View, CA 94043 USA
关键词
D O I
10.1109/CICC.2000.852639
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Time to market pressures, increasing system complexity, and smaller process geometries, are creating a market vacuum that will be increasingly addressed by an important emerging category of devices: the Configurable System-on-Chip (CsoC). These application specific programmable parts (ASPP) are single chip combinations of microprocessors, memory, dedicated peripheral functions, and embedded programmable logic. They provide unprecedented time-to-market benefits and field customization for the electronic systems of this upcoming decade. Integration of microprocessors, memory, peripherals, and programmable logic is made possible with a new bus architecture called the Configurable System Interconnect Bus (CSI). The Configurable System Interconnect Bus was specifically designed to facilitate re-use, guarantee timing, increase system throughput, and reduce system debug time in applications that require intense time-to-market and field upgrade. [GRAPHICS]
引用
收藏
页码:155 / 158
页数:4
相关论文
共 50 条
  • [41] Embedded memory in system-on-chip design: Architecture and prototype implementation
    Jin, H
    Manjikian, N
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 141 - 146
  • [42] Mapping and Optimizing Communication in ROS 2-based Applications on Configurable System-on-Chip
    Lienen, Christian
    Nowosad, Alexander Philipp
    Paderborn, Marco Platzner
    PROCEEDINGS OF 2023 9TH INTERNATIONAL CONFERENCE ON ROBOTICS AND ARTIFICIAL INTELLIGENCE, ICRAI 2023, 2023, : 23 - 31
  • [43] Design and Implementation of Face Detection Architecture for Heterogeneous System-on-Chip
    Panda, Nidhi
    Gupta, Supratim
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (02)
  • [44] A Reconfigurable System-on-Chip Architecture for Pico-Satellite Missions
    Vladimirova, Tanya
    Wu, Xiaofeng
    WOTUG-30: COMMUNICATING PROCESS ARCHITECTURES 2007, 2007, 65 : 493 - 502
  • [45] Low-power system-on-chip architecture for wireless LANs
    Bisdounis, L
    Dre, C
    Blionas, S
    Metafas, D
    Tatsaki, A
    Ieromnimon, F
    Macii, E
    Rouzet, P
    Zafalon, R
    Benini, L
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (01): : 2 - 15
  • [46] System-on-Chip Security Architecture and CAD Framework for Hardware Patch
    Nath, Atul Prasad Deb
    Ray, Sandip
    Basak, Abhishek
    Bhunia, Swarup
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 733 - 738
  • [47] Cluster-based test architecture design for system-on-chip
    Goel, SK
    Marinissen, EJ
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 259 - 264
  • [48] Test scheduling and test access architecture optimization for system-on-chip
    Hsu, HS
    Huang, JR
    Cheng, KL
    Wang, CW
    Huang, CT
    Wu, CW
    Lin, YL
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 411 - 416
  • [49] Architecture Design of the High Integrated System-on-Chip for Biomedical Applications
    Rozanowski, Krzysztof
    Sondej, Tadeusz
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 529 - 533
  • [50] Power-smart system-on-chip architecture for embedded cryptosystems
    Muresan, R
    Vahedi, H
    Zhanrong, Y
    Gregori, S
    2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2005, : 184 - 189