Fully utilized and low memory-bandwidth architecture design of variable block-size motion estimation for H.264/AVC

被引：0

作者：

Chen, Liang-Bin ^{[1
]}

Zhang, Yi-Zhen ^{[1
]}

Xu, Chao ^{[1
]}

机构：

[1] Peking Univ, Natl Lab Machine Percept, No 5,Yiheyuan Rd, Beijing 100871, Peoples R China

来源：

TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4 | 2006年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, we present a novel VLSI architecture for Variable Block Size Motion Estimation (VBSME) which not only enhances the PE utilization to 100% but also reduces the memory bandwidth to 1%similar to 25% of the former designs with the same chip size. Based on a 16 X 31 Search Area Register Array (SARA) to buffer 16 rows of Search Area so as to increase the data reusability and two 16X 16 Current Block Register Arrays (CBRA) for ping-pong mode, the design allows serial data input and parallel data processing. At the same time, it solves the problem of current block switch in all conditions. Our design was implemented by Synopsys Design Compiler with SMIC 0.18 cell library. Under a clock frequency of 200MHz, the architecture allows real-time processing of D1 (720 X 480) @ 30fps in a search range of [-32,+31] horizontally and vertically with 123.1k gates.

引用

页码：1028 / +

页数：2

共 50 条

[11] Architecture design of variable block size motion estimation for full and fast search algorithms in H.264/AVC
Xiong, Xuanxing
Song, Yang
Akoglu, Ali
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2011, 37 (03) : 285 - 299
[12] A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC
Kao, Chao-Yang
Lin, Youn-Long
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (06) : 866 - 874
[13] Adaptive Variable Block-Size Early Motion Estimation Termination Algorithm for H.264/AVC Video Coding Standard
Sarwer, Mohammed Golam
Wu, Q. M. Jonathan
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (08) : 1196 - 1201
[14] Fast variable block-size motion estimation by merging refined motion vector for H.264
Chen, Mei-Juan
Hou, Kai-Chung
[J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (10) : 2922 - 2928
[15] Adaptive Search Area Selection of Variable Block-Size Motion Estimation of H.264/AVC Video Coding Standard
Sarwer, Mohammed Golam
Wu, Q. M. Jonathan
[J]. 2009 11TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIMEDIA (ISM 2009), 2009, : 100 - 105
[16] Scalable high-throughput architecture for H.264/AVC variable block size motion estimation
Warrington, Stephen
Chan, Wai-Yip
Sudharsanan, Subramania
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3830 - +
[17] VLSI architecture design for variable-size block motion estimation in MPEG-4 AVC/H.264
Wei, C
Yan, Z
Gang, MZ
Qiang, LZ
[J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 617 - 620
[18] 2-Dimensional Systolic Architecture for H.264/AVC Variable Block Size Motion Estimation
Jayakrishnan, P.
Kittur, Harish M.
[J]. 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 41 - 44
[19] Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264/AVC
Ben Atitallah, A.
Arous, S.
Loukil, H.
Masmoudi, N.
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (08) : 701 - 710
[20] A new architecture for h.264 variable block size motion estimation
Yang, Chunlei
Luo, Rong
Yang, Huazhong
[J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 132 - +

← 1 2 3 4 5 →