Mapping Streaming Applications on Commodity Multi-CPU and GPU On-Chip Processors

被引:15
|
作者
Vilches, Antonio [1 ]
Navarro, Angeles [1 ]
Asenjo, Rafael [1 ]
Corbera, Francisco [1 ]
Gran, Ruben [2 ]
Garzaran, Maria J. [3 ]
机构
[1] Univ Malaga, E-29071 Malaga, Spain
[2] Univ Zaragoza, E-50009 Zaragoza, Spain
[3] UIUC, Dept Comp Sci, Urbana, IL USA
关键词
Heterogeneous CPU-GPU chips; pipeline pattern; adaptive mapping; analytical model; energy aware;
D O I
10.1109/TPDS.2015.2432809
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we consider the problem of efficiently executing streaming applications on commodity processors composed of several cores and an on-chip GPU. Streaming applications, such as those in vision and video analytic, consist of a pipeline of stages and are good candidates to take advantage of this type of platforms. We also consider that characteristics of the input may change while the application is running. Therefore, we propose a framework that adaptively finds the optimal mapping of the pipeline stages. The core of the framework is an analytical model coupled with information collected at runtime used to dynamically map each pipeline stage to the most efficient device, taking into consideration both performance and energy. Our experimental results show that for the evaluated applications running on two different architectures, our model always predicts the best configuration among the evaluated alternatives, and significantly reduces the amount of information that needs to be collected at runtime. This best configuration has, on the average, 20 percent higher throughput than the configuration recommended by a baseline state of the art approach, while the ratio throughput/energy is 43 percent higher. We have measured improvements in throughput and throughput/energy of up-to 81 and 204 percent, respectively, when the model is used to adapt to a video that changes from low to high definition.
引用
收藏
页码:1099 / 1115
页数:17
相关论文
共 50 条
  • [1] Financial applications on multi-CPU and multi-GPU architectures
    Department of Computer Science and Electronics, Universidad de Cantabria, Santander, Spain
    不详
    J Supercomput, 2 (729-739):
  • [2] Financial applications on multi-CPU and multi-GPU architectures
    Castillo, Emilio
    Camarero, Cristobal
    Borrego, Ana
    Luis Bosque, Jose
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (02): : 729 - 739
  • [3] Financial applications on multi-CPU and multi-GPU architectures
    Emilio Castillo
    Cristóbal Camarero
    Ana Borrego
    Jose Luis Bosque
    The Journal of Supercomputing, 2015, 71 : 729 - 739
  • [4] Multi-GPU and multi-CPU accelerated FDTD scheme for vibroacoustic applications
    Frances, J.
    Otero, B.
    Bleda, S.
    Gallego, S.
    Neipp, C.
    Marquez, A.
    Belendez, A.
    COMPUTER PHYSICS COMMUNICATIONS, 2015, 191 : 43 - 51
  • [5] On the yield of VLSI processors with on-chip CPU cache
    Nikolos, D
    Vergos, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (10) : 1138 - 1144
  • [6] Multi-CPU/Multi-GPU Based Framework for Multimedia Processing
    Mahmoudi, Sidi Ahmed
    Manneback, Pierre
    COMPUTER SCIENCE AND ITS APPLICATIONS, CIIA 2015, 2015, 456 : 54 - 65
  • [7] HPSM: A Programming Framework for Multi-CPU and Multi-GPU Systems
    Lima, Joao V. F.
    Di Domenico, Daniel
    2017 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), 2017, : 31 - 36
  • [8] Multi-GPU and Multi-CPU Parallelization for Interactive Physics Simulations
    Hermann, Everton
    Raffin, Bruno
    Faure, Francois
    Gautier, Thierry
    Allard, Jeremie
    EURO-PAR 2010 - PARALLEL PROCESSING, PART II, 2010, 6272 : 235 - 246
  • [9] Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures
    Navarro, Angeles
    Vilches, Antonio
    Corbera, Francisco
    Asenjo, Rafael
    JOURNAL OF SUPERCOMPUTING, 2014, 70 (02): : 756 - 771
  • [10] Design and analysis of scheduling strategies for multi-CPU and multi-GPU architectures
    Lima, Joao V. F.
    Gautier, Thierry
    Danjean, Vincent
    Raffin, Bruno
    Maillard, Nicolas
    PARALLEL COMPUTING, 2015, 44 : 37 - 52