Reducing memory accesses with a system-level design methodology in customized dynamic memory management

被引:0
|
作者
Atienza, D [1 ]
Mamagkakis, S [1 ]
Catthoor, F [1 ]
Mendias, JM [1 ]
Soudris, D [1 ]
机构
[1] UCM, DACYA, Madrid 28040, Spain
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Currently, portable consumer embedded devices are increasing more and more their capabilities and can now implement new algorithms (e.g. multimedia and wireless protocols) that a few years ago were reserved only for powerful workstations. Unfortunately, the original design characteristics of such applications do not often allow to port them directly in current embedded devices. These applications share complex and intensive memory use. Furthermore, they must heavily rely on dynamic memory due to the unpredictability of the input data (e.g. 3D streams features) and system behaviour (e.g. number of applications running concurrently defined by the user). Thus they require that the dynamic memory subsystem involved is able to provide the necessary level of performance for these new dynamic applications. However, actual embedded systems have very limited resources (e.g. speed and power consumed in the memory subsystem) to provide efficient general-purpose dynamic memory management. In this paper we propose a new methodology to design custom dynamic memory managers that provide the performance required in new embedded devices by reducing the amount of memory accesses to handle these new dynamic multimedia and wireless network applications. Our results in real-life dynamic applications show significant improvements in memory accesses of dynamic memory managers i.e. up to 58%, compared to state-of-the-art dynamic memory management solutions for complex applications.
引用
收藏
页码:93 / 98
页数:6
相关论文
共 50 条
  • [21] Representing episodic memory in a system-level model of the brain
    Bond, AH
    NEUROCOMPUTING, 2005, 65 (SPEC. ISS.) : 261 - 273
  • [22] Memory Allocation and Optimization in System-Level Architectural Synthesis
    Li, Shuo
    Hemani, Ahmed
    2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [23] System-level process variability compensation on memory organizations of dynamic applications: a case study
    Sanz, C.
    Prieto, M.
    Papanikolaou, A.
    Miranda, M.
    Catthoor, F.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 376 - +
  • [24] Circuit and System-Level Aspects of Phase Change Memory
    Pozidis, Haralampos
    Papandreou, Nikolaos
    Stanisavljevic, Milos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) : 844 - 850
  • [25] System-level Crash Safe Sorting on Persistent Memory
    Arad, Omri
    Ben Shimon, Yoav
    Zadicario, Ron
    Waddington, Daniel
    Hershcovitch, Moshik
    Morrison, Adam
    PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON SYSTEMS AND STORAGE, SYSTOR 2022, 2022, : 151 - 151
  • [26] HyperspaceFlow: A System-Level Design Methodology for Smart Space
    Zeng, Jing
    Yang, Laurence T.
    Ma, Jianhua
    Guo, Minyi
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2016, 4 (04) : 568 - 583
  • [27] On Reducing Hidden Redundant Memory Accesses for DSP Applications
    Wang, Meng
    Shao, Zili
    Xue, Jingling
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (06) : 997 - 1010
  • [28] A methodology for system-level analog design space exploration
    De Bernardinis, F
    Vincentelli, AS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677
  • [29] A system-level design methodology for reconfigurable computing applications
    El-Araby, E
    El-Ghazawi, T
    Gaj, K
    FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, 2005, : 311 - 312
  • [30] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273