共 50 条
- [2] Memory accesses management during high level synthesis INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 42 - 47
- [3] System-level memory management for weakly parallel image processing Lect Notes Comput Sci, (217):
- [4] Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 185 - 194
- [5] Matisse: A system-on-chip design methodology emphasizing dynamic memory management JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (03): : 185 - 194
- [6] Matisse: A system-on-chip design methodology emphasizing dynamic memory management IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 110 - 115
- [7] System-level Implications of Disaggregated Memory 2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 189 - 200
- [8] Reducing Misses to External Memory Accesses in Task-Level Pipelining 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1422 - 1425