Reducing memory accesses with a system-level design methodology in customized dynamic memory management

被引:0
|
作者
Atienza, D [1 ]
Mamagkakis, S [1 ]
Catthoor, F [1 ]
Mendias, JM [1 ]
Soudris, D [1 ]
机构
[1] UCM, DACYA, Madrid 28040, Spain
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Currently, portable consumer embedded devices are increasing more and more their capabilities and can now implement new algorithms (e.g. multimedia and wireless protocols) that a few years ago were reserved only for powerful workstations. Unfortunately, the original design characteristics of such applications do not often allow to port them directly in current embedded devices. These applications share complex and intensive memory use. Furthermore, they must heavily rely on dynamic memory due to the unpredictability of the input data (e.g. 3D streams features) and system behaviour (e.g. number of applications running concurrently defined by the user). Thus they require that the dynamic memory subsystem involved is able to provide the necessary level of performance for these new dynamic applications. However, actual embedded systems have very limited resources (e.g. speed and power consumed in the memory subsystem) to provide efficient general-purpose dynamic memory management. In this paper we propose a new methodology to design custom dynamic memory managers that provide the performance required in new embedded devices by reducing the amount of memory accesses to handle these new dynamic multimedia and wireless network applications. Our results in real-life dynamic applications show significant improvements in memory accesses of dynamic memory managers i.e. up to 58%, compared to state-of-the-art dynamic memory management solutions for complex applications.
引用
收藏
页码:93 / 98
页数:6
相关论文
共 50 条
  • [1] Systematic dynamic memory management design methodology for reduced memory footprint
    Atienza, David
    Mendias, Jose M.
    Mamagkakis, Stylianos
    Soudris, Dimitrios
    Catthoor, Francky
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (02) : 465 - 489
  • [2] Memory accesses management during high level synthesis
    Corre, G
    Senn, E
    Bomel, P
    Julien, N
    Martin, E
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 42 - 47
  • [4] Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management
    Diederik Verkest
    Julio Leao Da Silva
    Chantal Ykman
    Kris Croes
    Miguel Miranda
    Sven Wuytack
    Francky Catthoor
    Gjalt De Jong
    Hugo De Man
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 185 - 194
  • [5] Matisse: A system-on-chip design methodology emphasizing dynamic memory management
    Verkest, D
    Da Silva, JL
    Ykman, C
    Croes, K
    Miranda, M
    Wuytack, S
    Catthoor, F
    De Jong, G
    De Man, H
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (03): : 185 - 194
  • [6] Matisse: A system-on-chip design methodology emphasizing dynamic memory management
    Verkest, D
    da Silva, JL
    Ykman, C
    Croes, K
    Miranda, M
    Wuytack, S
    de Jong, G
    Catthoor, F
    De Man, H
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 110 - 115
  • [7] System-level Implications of Disaggregated Memory
    Lim, Kevin
    Turner, Yoshio
    Santos, Jose Renato
    AuYoung, Alvin
    Chang, Jichuan
    Ranganathan, Parthasarathy
    Wenisch, Thomas F.
    2012 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2012, : 189 - 200
  • [8] Reducing Misses to External Memory Accesses in Task-Level Pipelining
    Azarian, Ali
    Cardoso, Joao M. P.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1422 - 1425
  • [9] A survey of design techniques for system-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 299 - 316
  • [10] A system-level approach for embedded memory robustness
    Mariani, R
    Boschi, G
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1791 - 1798