4-Bit Ripple Carry Adder of Two-Phase Clocked Adiabatic Static CMOS Logic: A Comparison with Static CMOS

被引：3

作者：

Anuar, Nazrul ^{[1
]}

Takahashi, Yasuhiro ^{[2
]}

Sekine, Toshikazu ^{[2
]}

机构：

[1] Gifu Univ, Grad Sch Engn, 1-1 Yanagido, Gifu 5011193, Japan

[2] Gifu Univ, Fac Engn, Gifu 5011193, Japan

来源：

2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年

关键词：

D O I：

10.1109/ECCTD.2009.5274985

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper demonstrates the low-energy operation of a two-phase clocked adiabatic static CMOS logic (2PASCL) on the basis of the results obtained in the simulation of a 4-bit ripple-carry adder (RCA) employing 2PASCL circuit technology. Energy dissipation in the 2PASCL RCA is 71.3% lesser than that in a static CMOS RCA at transition frequencies of 10-100 MHz.

引用

页码：65 / +

页数：2

共 50 条

[1] 4-bit Ripple Carry Adder using Two Phase Clocked Adiabatic Static CMOS Logic
Anuar, Nazrul
Takahashi, Yasuhiro
Sekine, Toshikazu
[J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2434 - +
[2] Two Phase Clocked Adiabatic Static CMOS Logic
Anuar, Nazrul
Takahashi, Yasuhiro
Sekine, Toshikazu
[J]. 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 83 - +
[3] LSI implementation of a low-power 4 x 4-bit array two-phase clocked adiabatic static CMOS logic multiplier
Nayan, Nazrul Anuar
Takahashi, Yasuhiro
Sekine, Toshikazu
[J]. MICROELECTRONICS JOURNAL, 2012, 43 (04) : 244 - 249
[4] XOR Evaluation For 4x4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier
Anuar, Nazrul
Takahashi, Yasuhiro
Sekine, Toshikazu
[J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 825 - 828
[5] Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family
Anuar, Nazrul
Takahashi, Yasuhiro
Sekine, Toshikazu
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (01) : 1 - 10
[6] Speed Enhancement in the Performance of Two Phase Clocked Adiabatic Static CMOS Logic Circuits
Pindoo, Irfan Ahmad
Dhariwal, Sandeep
Sharma, Rahul
Lata, Suman
[J]. 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 149 - 154
[7] VLSI implementation of a 4 x 4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic
Takahashi, Yasuhiro
Sekine, Toshikazu
Yokoyama, Michio
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (10): : 2002 - 2006
[8] 4-Bit Manchester Carry Look-Ahead Adder Design Using MT-CMOS Domino Logic
Sivakumar, Senthil M.
Jayadhas, Arockia S.
Arputharaj, T.
Banupriya, M.
[J]. 2013 Pan African International Conference on Information Science, Computing and Telecommunications (PACT), 2013, : 15 - 18
[9] Implementation of 4-bit carry select adder using Diode free Adiabatic Logic (DFAL)
Singh, Sanjay
Srinivasarao, K.
[J]. 2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS), 2015, : 481 - 484
[10] Design of 4-BIT Ripple Carry Adder Using Hybrid 9TFull Adder
Usha, S.
Ravi, T.
[J]. 2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,

← 1 2 3 4 5 →