Fine-Grain Power Management in Manycore Processor and System-on-Chip (SoC) Designs

被引：0
|
作者：
De, Vivek [1 ]
机构：
[1] Intel Corp, Intel Labs, Hillsboro, OR 97124 USA
来源：
2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2015年
关键词：
Manycore processor; power management; NTV; SoC; voltage regulator;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Circuit and design techniques for fine-grain power management in manycore System-on-Chip (SoC) are presented. Recent advances in dynamic platform control techniques to enable (1) independent voltage-frequency domains, (2) dynamic power budget allocation to various blocks depending on workload, (3) fast dynamic voltage-frequency scaling and (4) fast activation and shutdown, are described. Future challenges and opportunities for complex manycore SoC designs with wide dynamic power-performance range, including near-threshold-voltage (NTV) operation, are summarized. Future trends in multi-voltage designs with integrated voltage regulators are highlighted.
引用
下载
收藏
页码：159 / 164
页数：6
相关论文
共 50 条
  • [1] Dynamic power management for embedded processors in system-on-chip designs
    You, Daecheol
    Chung, Ki-Seok
    ELECTRONICS LETTERS, 2014, 50 (18) : 1309 - U155
  • [2] Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Li, Mengquan
    Yi, Juan
    Sha, Edwin Hsing-Mean
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (10) : 3027 - 3040
  • [3] Secure Your SoC: Building System-on-Chip Designs for Security
    Bhasin, Shivam
    Carlson, Trevor E.
    Chattopadhyay, Anupam
    Kumar, Vinay B. Y.
    Mendelson, Avi
    Poussier, Romain
    Tavva, Yaswanth
    2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 248 - 253
  • [4] Early power estimation for system-on-chip designs
    Lajolo, M
    Lavagno, L
    Reorda, MS
    Violante, M
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 108 - 117
  • [5] Fine-Grain Dynamic Energy Tracking for System on Chip
    Mansouri, I.
    Benoit, P.
    Torres, L.
    Clermidy, F.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (06) : 356 - 360
  • [6] A thermal management system and prototyping for system-on-chip designs
    Chiueh, H
    Draper, J
    Choma, J
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 51 - 55
  • [7] Trends in low power digital System-On-Chip designs
    Saleh, R
    Lim, G
    Kadowaki, T
    Uchiyama, K
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 373 - 378
  • [8] A dynamic thermal management circuit for system-on-chip designs
    Chiueh, H
    Draper, J
    Choma, J
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 36 (1-2) : 175 - 181
  • [9] A dynamic thermal management circuit for system-on-chip designs
    Chiueh, H
    Draper, J
    Choma, J
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 577 - 580
  • [10] A Dynamic Thermal Management Circuit for System-On-Chip Designs
    Herming Chiueh
    Jeffrey Draper
    John Choma
    Analog Integrated Circuits and Signal Processing, 2003, 36 : 175 - 181
12345