Algorithm and hardware architecture design for weighted prediction in H.264/MPEG-4 AVC

被引:0
|
作者
Tang, Chi-Sun [1 ]
Tsai, Chen-Han [1 ]
Chien, Shao-Yi [1 ]
Chen, Liang-Gee [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, DSP IC Design Lab, Taipei, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Weighted prediction (WP) is a tool to compensate the brightness difference in video sequences with brightness variations. In this paper, some weight parameter determination methods are surveyed, and a weighted prediction algorithm together with the hardware architecture design is proposed. The main idea of the algorithm is to limit the number of weight parameters transmitted by quantizing the parameter into levels and using only offset as the parameter. As a result, the extra parameters sent in each slice header is thus limited by the number of levels, and the parameter determination process requires much less computations. By further utilizing sub-sampling of brightness levels and estimated offset sum, a simplified architecture is also proposed. Simulation result shows that the later architecture achieves a coding gain of about 0.5dB over weighted prediction method in JM9.6 [1] and has a minimum overhead to hardware implementation.
引用
下载
收藏
页码:5015 / +
页数:2
相关论文
共 50 条
  • [21] Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
    Bahari, Asral
    Arslan, Tughrul
    Erdogan, Ahmet T.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 831 - 835
  • [22] NEW MODEL OF MPEG-4 AVC/H.264 VIDEO ENCODERS
    Grajek, Tomasz
    Domanski, Marek
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 961 - 964
  • [23] Improved lossless intra coding for H.264/MPEG-4 AVC
    Lee, Yung-Lyul
    Han, Ki-Hun
    Sullivan, Gary J.
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2006, 15 (09) : 2610 - 2615
  • [24] Hardware architecture design of CABAC codec for H.264/AVC
    Li, Lingfeng
    Song, Yang
    Ikenaga, Takeshi
    Goto, Satoshi
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +
  • [25] Hardware architecture design of an H.264/AVC video codec
    Chen, Tung-Chien
    Lian, Chung-, Jr.
    Chen, Liang-Gee
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 750 - 757
  • [26] A fast algorithm and its VLSI architecture for fractional motion estimation for H.264/MPEG-4 AVC video coding
    Wang, Yu-Jen
    Cheng, Chao-Chung
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) : 578 - 583
  • [27] MPEG-4 to H.264 transcoding
    Lee, Yung-Ki
    Lee, Yung-Lyul
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 2374 - +
  • [28] MPEG-4和H.264
    王兴华
    西部广播电视, 2005, (08) : 8 - 9
  • [30] Rate control based on linear regression for H.264/MPEG-4 AVC
    Lim, Sung-Chang
    Na, Hyeong-Ryul
    Lee, Yung-Lyul
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2007, 22 (01) : 39 - 58