DSP processor/compiler co-design: A quantitative approach

被引:6
|
作者
Zivojnovic, V [1 ]
Pees, S [1 ]
Schlager, C [1 ]
机构
[1] RHEIN WESTFAL TH AACHEN,D-52056 AACHEN,GERMANY
关键词
D O I
10.1109/ISSS.1996.565890
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:108 / 113
页数:6
相关论文
共 50 条
  • [31] Resource models and pre-compiler specification for hardware/software co-design language
    Jin, NY
    He, JF
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, 2004, : 132 - 141
  • [32] A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration
    Sorensen, Tyler
    Manocha, Aninda
    Tureci, Esin
    Orenes-Vera, Marcelo
    Aragon, Juan L.
    Martonosi, Margaret
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [33] C compiler design for an industrial network processor
    Wagner, J
    Leupers, R
    ACM SIGPLAN NOTICES, 2001, 36 (08) : 155 - 164
  • [34] Creating Gameful Design in mHealth: A Participatory Co-Design Approach
    Jessen, Stian
    Mirkovic, Jelena
    Ruland, Cornelia M.
    JMIR MHEALTH AND UHEALTH, 2018, 6 (12):
  • [35] Co-design
    Santarini, M
    EDN, 2006, 51 (03) : 46 - +
  • [36] Optimization of HW/SW co-design: Relevance to configurable processor and FPGA technology
    Xu, Susan
    Pollitt-Smith, Hugh
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1691 - 1696
  • [37] Co-Design System for Template Matching Using Dedicated Co-Processor and Cuckoo Search
    Cardoso, Alexandre de Vasconcelos
    Tavares, Yuri Marchetti
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INTERNATIONAL JOURNAL OF SWARM INTELLIGENCE RESEARCH, 2018, 9 (01) : 58 - 74
  • [38] A Co-Design Method for Parallel Image Processing Accelerator based on DSP and FPGA
    Wang, Ze
    Weng, Kaijian
    Cheng, Zhao
    Yan, Luxin
    Guan, Jing
    MIPPR 2011: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2011, 8005
  • [39] System Co-design for Low Power, High Performance Multicore DSP Systems
    Bandyopadhyay, Tapobrata
    Pratti, Anita
    Taboada, Bill
    Krause, Thomas
    Johnson, Tom
    Sinha, Snehamay
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2341 - 2347
  • [40] Definition of a dsp/fpga co-design platform to implement applications described in simulink
    Ivan Marin, Jorge
    Lopez, Alexander
    James Quintero, Jhon
    REVISTA DE INVESTIGACIONES-UNIVERSIDAD DEL QUINDIO, 2009, 19 : 79 - 85