DSP processor/compiler co-design: A quantitative approach

被引：6
|
作者：
Zivojnovic, V [1 ]
Pees, S [1 ]
Schlager, C [1 ]
机构：
[1] RHEIN WESTFAL TH AACHEN,D-52056 AACHEN,GERMANY
来源：
9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ISSS.1996.565890
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：108 / 113
页数：6
相关论文
共 50 条
  • [1] Invasive Tightly-Coupled Processor Arrays: A Domain-Specific Architecture/Compiler Co-Design Approach
    Hannig, Frank
    Lari, Vahid
    Boppu, Srinivas
    Tanase, Alexandru
    Reiche, Oliver
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [2] Co-design of DSP systems
    DeMan, H
    Bolsens, I
    Lin, B
    vanRompaey, K
    Vercauteren, S
    Verkest, D
    HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 75 - 104
  • [3] ReAAP: A Reconfigurable and Algorithm-Oriented Array Processor With Compiler-Architecture Co-Design
    Zheng, Jianwei
    Liu, Yu
    Liu, Xuejiao
    Liang, Luhong
    Chen, Deming
    Cheng, Kwang-Ting
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (12) : 3088 - 3100
  • [4] A Processor for MPEG decoder SOC: A software/hardware co-design approach
    Yu, GJ
    Yao, QD
    Liu, P
    Jiang, ZD
    Li, FP
    IMAGE AND VIDEO COMMUNICATIONS AND PROCESSING 2005, PTS 1 AND 2, 2005, 5685 : 742 - 752
  • [5] Compiler Technologies in Deep Learning Co-Design: A Survey
    Zhang, Hongbin
    Xing, Mingjie
    Wu, Yanjun
    Zhao, Chen
    Intelligent Computing, 2023, 2
  • [6] Design and Implementation of Co-design Toolset for Tcore Processor
    Wei, Jizeng
    Guo, Wei
    Su, Jizhou
    Shi, Zaifeng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1664 - +
  • [7] DSP SOLUTIONS FOR HARDWARE SOFTWARE CO-DESIGN
    KUNKEL, J
    SUBRAMANIAN, R
    ELECTRONIC PRODUCT DESIGN, 1995, 16 (07): : S12 - S14
  • [8] Compiler/hardware co-design for instruction boosting in ILP processors
    Wang, L
    Yang, TC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (06): : 269 - 274
  • [9] Compiler/hardware co-design for instruction boosting in ILP processors
    Feng Chia Univ, Taichung, Taiwan
    IEE Proc Comput Digital Tech, 6 (269-274):
  • [10] Hardware/software co-design of a fuzzy RISC processor
    Salapura, V
    Gschwind, M
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 875 - 882
12345