共 50 条
- [1] Compiler/hardware co-design for instruction boosting in ILP processors IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (06): : 269 - 274
- [2] A theoretical analysis for instruction boosting in ILP processors ISE'2001: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON INFORMATION SYSTEMS AND ENGINEERING, 2001, : 327 - 333
- [3] Hardware software co-design of processors: Concepts and examples HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 29 - 44
- [6] AxMemo: Hardware-Compiler Co-Design for Approximate Code Memoization PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), 2019, : 685 - 697
- [7] Fast instruction cache simulation for hardware/software co-design IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11): : 2475 - 2484
- [8] Hardware Software Co-design of Pipelined Instruction Decoder in System Emulation PROCEEDINGS OF 2013 IEEE 4TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2012, : 149 - 153
- [9] Resource models and pre-compiler specification for hardware/software co-design language PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, 2004, : 132 - 141
- [10] Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1998, : 182 - 193