DESIGN AND FPGA IMPLEMENTATION OF BINARY SQUARER USING VEDIC MATHEMATICS

被引：0
|
作者：
Sriraman, L. [1 ]
Kumar, K. Saravana [1 ]
Prabakar, T. N. [1 ]
机构：
[1] Oxford Engn Coll, Dept Elect & Commun Engn, Tiruchirappalli, Tamil Nadu, India
来源：
2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT) | 2013年
关键词：
Squarer; Vedic Mathematics; Ekadhikena Purvena; FPGA; Duplex squarer;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a squarer based on Vedic mathematics is proposed. Vedic mathematics is one of the ancient Indian mathematics which contains sixteen sutras. These sutras can be used to solve problems in any branch of Mathematics in a faster way. The proposed squarer is based on sutra called Ekadhikena Purvena. It means that "one more than the previous". This sutra is used for finding the square of decimal numbers ending with '5'. In this paper this sutra is generalized and used for squaring of binary numbers. The proposed squarer is compared with duplex squarer for 8, 16 and 32-bit cases in Cyclone III FPGA EP3C16F484C6. The proposed squarer saves area by almost 50% and reduces delay by 50% when compared with duplex squarer in 32-bit case.
引用
下载
收藏
页数：5
相关论文
共 50 条
  • [1] DESIGN OF 64-BIT SQUARER BASED ON VEDIC MATHEMATICS
    Saha, Prabir
    Kumar, Deepak
    Bhattacharyya, Partha
    Dandapat, Anup
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
  • [2] FPGA Implementation of Square and Cube Architecture using Vedic Mathematics
    Barve, Sampada
    Raveendran, Sithara
    Korde, Charudatta
    Panigrahi, Trilochan
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 6 - 10
  • [3] Implementation of High Speed Matrix Multiplier using Vedic Mathematics on FPGA
    Mogre, S. V.
    Bhalke, D. G.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 959 - 963
  • [4] Design and Implementation of Energy Efficient Vedic Multiplier using FPGA
    Patil, Hemangi P.
    Sawant, S. D.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 206 - 210
  • [5] Implementation of multiplier using Vedic mathematics
    Priya S, Sridevi Sathya
    Reddy, Chalimadugu Dinesh Kumar
    Reddy, Somsagar Ranganath
    Murugan, C. Arul
    MATERIALS TODAY-PROCEEDINGS, 2022, 65 : 3921 - 3926
  • [6] Optimized Hardware Implementation of Vedic Binary Multiplier using Nikhilam Sutra on FPGA
    Yash, Palak
    Thakare, Mansi
    Jajodia, Babita
    2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 101 - 104
  • [7] Design and Implementation of 16 x 16 Multiplier Using Vedic Mathematics
    Pohokar, S. P.
    Sisal, R. S.
    Gaikwad, K. M.
    Patil, M. M.
    Borse, Rushikesh
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 1174 - 1177
  • [8] Design of Speed and Power Efficient Multipliers Using Vedic Mathematics with VLSI Implementation
    Patil, Savita
    Manjunatha, D. V.
    Kiran, Divya
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [9] Design and Implementation of High Efficiency Square Root Circuit using Vedic Mathematics
    Chandu, Y.
    Maradi, Megha
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1148 - 1151
  • [10] FPGA Implementation of FFT Processor Using Vedic Algorithm
    More, Tushar V.
    Panat, Ashish R.
    2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2013, : 22 - 26
12345