Low power digital circuit design

被引：0

作者：

Sakurai, T ^{[1
]}

机构：

[1] Univ Tokyo, Ctr Collaborat Res, Meguro Ku, Tokyo 1538505, Japan

来源：

ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper describes approaches for achieving low power digital circuits. The approaches are classified from the standpoint of spatial granularity, temporal granularity and variable granularity. The trend is moving from coarse-grain to the finer grain to save more power with the higher engineering cost. The newer approach includes dynamic adaptive control of V-DD and V-TH at a block level. The paper also touches on low-power applications.

引用

页码：11 / 18

页数：8

共 50 条

[41] Design and Characterization of Low Power and Low Noise Truly All-Digital Clock and Data Recovery Circuit for SERDES Devices
Assaad, Maher
Alser, Mohammed H.
Bermak, Amine
JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (01) : 63 - 72
[42] A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies
Kassa, Sankit R.
Nagaria, R. K.
6TH INTERNATIONAL CONFERENCE ON COMPUTER & COMMUNICATION TECHNOLOGY (ICCCT-2015), 2015, : 371 - 375
[43] Design of Over-Current Protection Circuit for Digital Power Amplifier
Saxena, Ashish Kumar
Kumar, Amit
2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 241 - 243
[44] Quality Management and Analysis for the Power Circuit Design of Embedded Digital System
Lee, Hsing-Jen
Cai, Ming-Xian
Tzeng, Ching-Biau
2021 16TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2021, : 244 - 247
[45] A Low Power Interface Circuit for Resistive Sensors with Digital Offset Compensation
Boujamaa, El Mehdi
Alandry, Boris
Hacine, Souha
Latorre, Laurent
Mailly, Frederick
Nouet, Pascal
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3092 - 3095
[46] A circuit library for low power and high speed digital signal processor
Takahashi, H
Abiko, S
Mizushima, S
Ozawa, Y
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) : 1717 - 1725
[47] Compact Digital-Controlled Neuromorphic Circuit with Low Power Consumption
Zhang, Jin
Wang, Yuan
Zhang, Xing
Huang, Ru
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2062 - 2065
[48] Circuit partition and reordering technique for low power IP design
Tsai, KL
Ruan, SJ
Huang, CM
Naroska, E
Lai, FP
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (04): : 613 - 620
[49] Ultra low power circuit design based on Adiabatic Logic
Sun, Chi-Chia
Wang, Cheng-Chih
Sheu, Ming-Hwa
2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 317 - 320
[50] Circuit design of low-power reference voltage sources
Anisimov, V.I.
Isakov, A.B.
Manzhula, V.G.
Sokolov, Yu.M.
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1993, 48 (01): : 11 - 17

← 1 2 3 4 5 →