Balanced binary-tree decomposition for area-efficient pipelined FFT processing

被引:58
|
作者
Lee, Hyun-Yong [1 ]
Park, In-Cheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
关键词
balanced binary-tree decomposition; digital video broadcasting-terrestrial (DVB-T); fast Fourier transform (FFT); orthogonal frequency division multiplexing (OFDM); pipelined processing;
D O I
10.1109/TCSI.2006.888764
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an area-efficient algorithm for the pipelined processing of fast Fourier transform (FFT). The proposed algorithm is to decompose a discrete Fourier transform (DFT) into two balanced sub-DFTs in order to minimize the total number of twiddle factors to be stored into tables. The radix in the proposed decomposition is adaptively changed according to the remaining transform length to make the transform lengths of sub-DFTs resulting from the decomposition as close as possible. An 8192-point pipelined FFT processor designed for digital video broadcasting-terrestrial (DVB-T) systems saves 33% of general multipliers and 23% of the total size of twiddle factor tables compared to a conventional pipelined FFT processor based on the radix-2(2) algorithm. In addition to the decomposition, several implementation techniques are proposed to reduce area, such as a simple index generator of twiddle factor and add/subtract units combined with the two's complement operation.
引用
收藏
页码:889 / 900
页数:12
相关论文
共 50 条
  • [1] Area-Efficient Pipelined FFT Processor for Zero-Padded Signals
    Jung, Yongchul
    Cho, Jaechan
    Lee, Seongjoo
    Jung, Yunho
    [J]. ELECTRONICS, 2019, 8 (12)
  • [2] A Pipelined Algorithm and Area-Efficient Architecture for Serial Real-Valued FFT
    Fang, Hongji
    Zhang, Bo
    Yu, Feng
    Zhao, Bei
    Ma, Zhenguo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (11) : 4533 - 4537
  • [3] ON THE AREA OF BINARY-TREE LAYOUTS
    BRENT, RP
    KUNG, HT
    [J]. INFORMATION PROCESSING LETTERS, 1980, 11 (01) : 46 - 48
  • [4] EFFICIENT SELECTION ON A BINARY-TREE
    COOPER, J
    AKL, SG
    [J]. INFORMATION PROCESSING LETTERS, 1986, 23 (03) : 123 - 126
  • [5] Area-efficient memory-based architecture for FFT processing
    Moon, SC
    Park, IC
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 101 - 104
  • [6] BALANCED BINARY-TREE CODE FOR SCIENTIFIC APPLICATIONS
    PARK, SC
    DRAAYER, JP
    [J]. COMPUTER PHYSICS COMMUNICATIONS, 1989, 55 (02) : 189 - 204
  • [7] A BINARY-TREE DECOMPOSITION SPACE OF PERMUTATION STATISTICS
    RAWLINGS, D
    [J]. JOURNAL OF COMBINATORIAL THEORY SERIES A, 1992, 59 (01) : 111 - 124
  • [8] Pipelined area-efficient digit serial divider
    Bashagha, AE
    [J]. SIGNAL PROCESSING, 2003, 83 (09) : 2011 - 2020
  • [9] Area-Efficient FFT Processors for OFDM Systems
    Shin, Sung Kyung
    Sunwoo, Myung Hoon
    [J]. 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 268 - 269
  • [10] HOW TO UPDATE A BALANCED BINARY-TREE WITH A CONSTANT NUMBER OF ROTATIONS
    OTTMANN, T
    WOOD, D
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1990, 447 : 122 - 131