ESD Robust Fully Salicided 5-V Integrated Power MOSFET in Submicron CMOS

被引：5

作者：

Lee, Jian-Hsing ^{[1
]}

Iyer, Natarajan Mahadeva ^{[2
]}

Prabhu, Manjunatha ^{[1
]}

机构：

[1] GLOBALFOUNDRIES Inc, ESD LU Dept, Malta, NY 12020, Malta

[2] GLOBAL FOUNDRIES Inc, Reliabil Engn Dept, Malta, NY 12020, Malta

来源：

IEEE ELECTRON DEVICE LETTERS | 2017年 / 38卷 / 05期

关键词：

Power-management integrated circuit (PMIC); electrostatic discharge (ESD); transmission-line pulse (TLP); LAYOUT; NMOS;

D O I：

10.1109/LED.2017.2686638

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel high electrostatic discharge (ESD), robust fully salicided 5-V integrated CMOS power MOSFET design is developed and demonstrated without the use of conventional salicide blocking ballast resistor. This scheme builds the ballast resistors on the top of the source and drain, without any increase in silicon footprint unlike prior methods, while maintaining standard transistor parametric performance.

引用

页码：623 / 625

页数：3

共 50 条

[1] A Latchup-Immune and Robust SCR Device for ESD Protection in 0.25-μm 5-V CMOS Process
Huang, Yu-Ching
Ker, Ming-Dou
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 674 - 676
[2] A +/-5-V CMOS ANALOG MULTIPLIER
QIN, SC
GEIGER, RL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 1143 - 1147
[3] A 3.3-V/5-V low power TTL-to-CMOS input buffer
Wang, CC
Wu, JC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 598 - 603
[4] ESD Protection Design with Adjustable Snapback Behavior for 5-V Application in 100nm CMOS Process
Wang, Chang-Tzu
Chen, Yu-Chun
Tang, Tien-Hao
Su, Kuan-Cheng
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[5] Methods to improve machine-model ESD robustness of NMOS devices in fully-salicided CMOS technology
Hsu, HC
Chen, CM
Ker, MD
2005 IEEE VLSI-TSA International Symposium on VLSI Technology (VLSI-TSA-TECH), Proceedings of Technical Papers, 2005, : 19 - 20
[6] ESD PROTECTION IN A 3.3-V SUBMICRON SILICIDED CMOS TECHNOLOGY
KRAKAUER, D
JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 111 - 129
[7] Low-Trigger ESD Protection Design with Latch-Up Immunity for 5-V CMOS Application by Drain Engineering
Chiang, Chun
Chang, Ping-Chen
Chao, Mei-Ling
Tang, Tien-Hao
Su, Kuan-Cheng
Ker, Ming-Dou
2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
[8] A 1-V integrated current-mode boost converter in standard 3.3/5-V CMOS technologies
Leung, CY
Mok, PKT
Leung, KN
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2265 - 2274
[9] SWITCHING WAVEFORMS OF THE L2FET: A 5-V GATE-DRIVE POWER MOSFET.
Wheatley Jr., C.Frank
Ronan Jr., Harold R.
IEEE Transactions on Power Electronics, 1987, PE-2 (02) : 81 - 89
[10] ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR
Ker, Ming-Dou
Lin, Chun-Yu
Meng, Guo-Xuan
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1292 - 1295

← 1 2 3 4 5 →