A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets

被引：7

作者：

Li, Yuanqing ^{[1
]}

Li, Lixiang ^{[2
,3
]}

Ma, Yuan ^{[2
]}

Chen, Li ^{[1
]}

Liu, Rui ^{[1
]}

Wang, Haibin ^{[1
]}

Wu, Qiong ^{[4
]}

Newton, Michael ^{[1
]}

Chen, Mo ^{[1
]}

机构：

[1] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada

[2] Dalhousie Univ, Dept Elect & Comp Engn, Halifax, NS, Canada

[3] TSMC Design Technol Canada, Kanata, ON, Canada

[4] China Univ Petr, Coll Informat & Control Engn, Qingdao, Peoples R China

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 02期

基金：

加拿大自然科学与工程研究理事会;

关键词：

Alpha particle; Proton; Single event upset (SEU); Soft error rate (SER); SRAM; CMOS TECHNOLOGY; MEMORY CELL; DESIGN; LAYOUT;

D O I：

10.1007/s10836-016-5573-5

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel SRAM cell tolerant to single-event upsets (SEUs) is presented in this paper. By adding four more transistors inside, the proposed circuit can obtain higher critical charge at each internal node compared to the conventional 6-transistor (6T) cell. Arrays of 2k-bit capacitance of these two designs were implemented in a 65 nm CMOS bulk technology for comparison purpose. Radiation experiments showed that, at the nominal 1.0 V supply voltage, the proposed cell achieves 47.1 % and 49.3 % reduction in alpha and proton soft error rates (SER) with an area overhead of 37 %.

引用

页码：137 / 145

页数：9

共 50 条

[31] NUCLEAR MICROPROBE IMAGING OF SINGLE-EVENT UPSETS
HORN, KM
DOYLE, BL
SEXTON, FW
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (01) : 7 - 12
[32] A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets
Qi, Chunhua
Xiao, Liyi
Wang, Tianqi
Li, Jie
Li, Linzhe
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (03) : 388 - 395
[33] Measurement of Single-Event Upsets in 65-nm SRAMs Under Irradiation of Spallation Neutrons at J-PARC MLF
Kuroda, Junya
Manabe, Seiya
Watanabe, Yukinobu
Ito, Kojiro
Liao, Wang
Hashimoto, Masanori
Abe, Shin-ichiro
Harada, Masahide
Oikawa, Kenichi
Miyake, Yasuhiro
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (07) : 1599 - 1605
[34] The 90 nm Double-DICE Storage Element To Reduce Single-Event Upsets
Haghi, Mahta
Draper, Jeff
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 463 - +
[35] Electrical Measurement of Cell-to-Cell Variation of Critical Charge in SRAM and Sensitivity to Single-Event Upsets by Low-Energy Protons
Cannon, James M.
Loveless, T. Daniel
Estrada, Rafael
Boggs, Ryan
Lawrence, S. P.
Santos, Gabriel
McCurdy, Michael W.
Sternberg, Andrew L.
Reising, Donald R.
Finzell, Thomas
Cannon, Ann
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 815 - 822
[36] Design of Single-Event Tolerant Latches in 65nm CMOS Technology for Enhanced Scan Delay Testing
Qi, Chunhua
Xiao, Liyi
Wang, Tianqi
Wang, Mingjiang
2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN), 2017, : 224 - 229
[37] Single-Event Cluster Multibit Upsets Due to Localized Latch-Up in a 90 nm COTS SRAM Containing SEL Mitigation Design
Luo Yin-Hong
Zhang Feng-Qi
Guo Hong-Xia
Zhou Hui
Zheng Li-Sang
Ji Dong-Mei
Shen Chen
Gong Ding
Hajdas, Wojtek
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1918 - 1923
[38] Radiation Tolerant SRAM Cell Design in 65nm Technology
JianAn Wang
Xue Wu
Haonan Tian
Lixiang Li
Shuting Shi
Li Chen
Journal of Electronic Testing, 2021, 37 : 255 - 262
[39] SINGLE-EVENT UPSETS IN SPACECRAFT DIGITAL-SYSTEMS
LEWKOWICZ, PE
RICHTER, LJ
ISA TRANSACTIONS, 1985, 24 (04) : 45 - 48
[40] Radiation Tolerant SRAM Cell Design in 65nm Technology
Wang, JianAn
Wu, Xue
Tian, Haonan
Li, Lixiang
Shi, Shuting
Chen, Li
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 255 - 262

← 1 2 3 4 5 →