A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets

被引：7

作者：

Li, Yuanqing ^{[1
]}

Li, Lixiang ^{[2
,3
]}

Ma, Yuan ^{[2
]}

Chen, Li ^{[1
]}

Liu, Rui ^{[1
]}

Wang, Haibin ^{[1
]}

Wu, Qiong ^{[4
]}

Newton, Michael ^{[1
]}

Chen, Mo ^{[1
]}

机构：

[1] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada

[2] Dalhousie Univ, Dept Elect & Comp Engn, Halifax, NS, Canada

[3] TSMC Design Technol Canada, Kanata, ON, Canada

[4] China Univ Petr, Coll Informat & Control Engn, Qingdao, Peoples R China

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 02期

基金：

加拿大自然科学与工程研究理事会;

关键词：

Alpha particle; Proton; Single event upset (SEU); Soft error rate (SER); SRAM; CMOS TECHNOLOGY; MEMORY CELL; DESIGN; LAYOUT;

D O I：

10.1007/s10836-016-5573-5

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel SRAM cell tolerant to single-event upsets (SEUs) is presented in this paper. By adding four more transistors inside, the proposed circuit can obtain higher critical charge at each internal node compared to the conventional 6-transistor (6T) cell. Arrays of 2k-bit capacitance of these two designs were implemented in a 65 nm CMOS bulk technology for comparison purpose. Radiation experiments showed that, at the nominal 1.0 V supply voltage, the proposed cell achieves 47.1 % and 49.3 % reduction in alpha and proton soft error rates (SER) with an area overhead of 37 %.

引用

页码：137 / 145

页数：9

共 50 条

[1] A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets
Yuanqing Li
Lixiang Li
Yuan Ma
Li Chen
Rui Liu
Haibin Wang
Qiong Wu
Michael Newton
Mo Chen
Journal of Electronic Testing, 2016, 32 : 137 - 145
[2] Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM
Heidel, David F.
Marshall, Paul W.
Pellish, Jonathan A.
Rodbell, Kenneth P.
LaBel, Kenneth A.
Schwank, James R.
Rauch, Stewart E.
Hakey, Mark C.
Berg, Melanie D.
Castaneda, Carlos M.
Dodd, Paul E.
Friendlich, Mark R.
Phan, Anthony D.
Seidleck, Christina M.
Shaneyfelt, Marty R.
Xapsos, Michael A.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3499 - 3504
[3] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
Chen HaiYan
Chen JianJun
Yao Long
SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2015, 58 (10) : 1726 - 1730
[4] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
HaiYan Chen
JianJun Chen
Long Yao
Science China Technological Sciences, 2015, 58 : 1726 - 1730
[5] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
CHEN HaiYan
CHEN JianJun
YAO Long
Science China(Technological Sciences), 2015, 58 (10) : 1726 - 1730
[6] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
CHEN HaiYan
CHEN JianJun
YAO Long
Science China(Technological Sciences), 2015, (10) : 1726 - 1730
[7] The orientational dependence of single event upsets and multiple-cell upsets in 65 nm dual DICE SRAM
Luo, YinYong
Zhang, FengQi
Wei, Chen
Ding, LiLi
Pan, XiaoYu
MICROELECTRONICS RELIABILITY, 2019, 94 : 24 - 31
[8] Total Ionizing Dose Influence on the Single-Event Multiple-Cell Upsets in 65-nm 6-T SRAM
Zheng, Qiwen
Cui, Jiangwei
Lu, Wu
Guo, Hongxia
Liu, Jie
Yu, Xuefeng
Wang, Liang
Liu, Jiaqi
He, Chengfa
Ren, Diyuan
Yue, Suge
Zhao, Yuanfu
Guo, Qi
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (06) : 892 - 898
[9] The Influence of Ion Track Characteristics on Single-Event Upsets and Multiple-Cell Upsets in Nanometer SRAM
Luo, Yinhong
Zhang, Fengqi
Chen, Wei
Ding, Lili
Wang, Tan
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 1111 - 1119
[10] Design optimization of a Dual-Interlocked-Cell in 65 nm CMOS tolerant to Single Event Upsets
Marquez, F.
Palomo, F. R.
Munoz, F.
Fougeron, D.
Menouni, M.
JOURNAL OF INSTRUMENTATION, 2023, 18 (10)

← 1 2 3 4 5 →