Scan Cell Positioning for Boosting the Compression of Fan-Out Networks

Ensuring a high manufacturing test quality of an integrated electronic circuit mandates the application of a large volume test set. Even if the test data can be fit in to the memory of an external tester, the consequent increase in test application time reflects in to elevated production costs. Test data compression solutions have been proposed to address the test time and data volume problem by storing and delivering the test data in a compressed format, and subsequently by expanding the data on-chip. In this paper, we propose as can cell positioning methodology that accompanies a compression technique in order to boost the compression ratio,and squash the test data even further. While we present the application of the proposed approach in conjunction with the fan-out based decompression architecture, this approach can be extended for application along with other compression solutions as well. The experiment all results also confirm the compression enhancement of the proposed methodology.