Large Area Compression Molding for Fan-out Panel Level Packing

被引:0
|
作者
Braun, T. [1 ]
Raatz, S. [1 ]
Voges, S. [2 ]
Kahle, R. [2 ]
Bader, V. [1 ]
Bauer, J. [1 ]
Becker, K-F [1 ]
Thomas, T. [2 ]
Aschenbrenner, R. [1 ]
Lang, K-D [2 ]
机构
[1] Fraunhofer Inst Reliabil & Microintegrat, Gustav Meyer Allee 25, D-13355 Berlin, Germany
[2] Tech Univ Berlin, Microperipher Ctr, Berlin, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics. Mold embedding for this technology is currently done on wafer level up to 12 ''/300 mm diameter. For higher productivity and therewith lower costs larger mold embedding form factors are forecasted for the near future. Following the wafer level approach then the next step will be a reconfigured wafer size of 450 mm. An alternative option would be leaving the wafer shape and moving to panel sizes leading to Fan-out Panel Level Packaging (FOPLP). Sizes for the panel could range up to 24 '' x18 '' or even larger. For reconfigured mold embedding, compression mold processes are used in combination with liquid, granular or sheet compound. As a process alternative also lamination as used e.g. in PCB manufacturing can be taken into account. Within this paper the evaluation of panel level compression molding with a target form factor of 24 '' x18 ''/610x457 mm(2) is described. The large panel size equals a typical PCB manufacturing full format and is selected to achieve process compatibility with cost efficient PCB processes. Here not only conventional compression molding is considered but also the new process compression mold lamination is introduced as a tool-less mold alternative. Panel level molding is compared to 8 '' and 12 '' wafer molding as well as to low cost PCB 24 '' x18 '' lamination focusing on manufacturing challenges, high volume capability and estimated cost. Technological focus of this study will be the evaluation of liquid, granular and sheet molding compound. This includes thorough material analysis regarding the process relevant material properties as reactivity or viscosity. One key process step for homogeneous large area embedding is material application before compression molding. Where sheet compounds already deliver a uniform material layer the application of liquid and granular compound must be optimized and adapted for a homogeneous distribution without flow marks, knit lines and incomplete fills. Hence, dispense patterns of liquid and granular molding compounds are studied to achieve high yield and reliable mold embedding. In addition applicable thickness ranges, total thickness variations, void risks and warpage will be investigated for the different material types. The overall a process flow will be demonstrated for selected compression mold variants resulting in a 24 '' x18 '' / 610x457 mm(2) FOPLP using PCB based redistribution layer (RDL) as low cost alternative to thin film technology. For PCB based RDLs a resin coated copper sheet (RCC) is laminated on the reconfigured wafer or panel, respectively. Micro vias are drilled through the RCC layer to the die pads and electrically connected by Cu plating. Final process step is the etching of Cu lines using laser direct imaging (LDI) techniques for maskless patterning. All process steps are carried out on full format 24 '' x18 '' / 610x457 mm(2).
引用
收藏
页码:1077 / 1083
页数:7
相关论文
共 50 条
  • [1] Challenges and Opportunities for Fan-out Panel Level Packing (FOPLP)
    Braun, T.
    Becker, K. -F.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Lang, K. -D.
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 154 - 157
  • [2] 24"x18" Fan-out Panel Level Packing
    Braun, T.
    Becker, K. -F.
    Voges, S.
    Bauer, J.
    Kahle, R.
    Bader, V.
    Thomas, T.
    Aschenbrenner, R.
    Lang, K. -D.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 940 - 946
  • [3] Development of compression molding process for Fan-Out wafer level packaging
    Julien, Bertheau
    Fabrice, Duval F. C.
    Tadashi, Kubota
    Pieter, Bex
    Koen, Kennes
    Alain, Phommahaxay
    Arnita, Podpod
    Eric, Beyne
    Andy, Miller
    Gerald, Beyer
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972
  • [4] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [5] Warpage simulation and optimization of panel level fan-out package in post molding cure
    Kuang, Ziliang
    Yang, Guannan
    Cui, Ruibin
    Zhang, Yu
    Cui, Chengqiang
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [6] Approach with Large Panel Fan-Out Technology
    Shen, Ping-Ching
    Huang, Sheng-Feng
    Yang, Ping-Feng
    Fang, Jen-Kuang
    2024 International Conference on Electronics Packaging, ICEP 2024, 2024, : 175 - 176
  • [7] A Closer Look to Fan-out Panel Level Packaging
    Braun, Tanja
    Hoelck, Ole
    Voitel, Marcus
    Obst, Mattis
    Voges, Steve
    Becker, Karl-Friedrich
    Aschenbrenner, Rolf
    Schneider-Ramelow, Martin
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [8] Potential and Challenges of Fan-out Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Kahle, Ruben
    Raatz, Stefan
    Toepper, Michael
    Aschenbrenner, Rolf
    Voges, Steve
    Woehrmann, Markus
    Lang, Klaus-Dieter
    2016 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2016, : 132 - 136
  • [9] Trends in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Woehrmann, Markus
    Toepper, Michael
    Boettcher, Lars
    Aschenbrenner, Rolf
    Lang, Klaus-Dieter
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
  • [10] Warpage Simulation and Analysis for Panel Level Fan-out Package
    Lan, Jia-Shen
    Wu, Mei-Ling
    PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1160 - 1164