A 9.3-GHz-Tuning-Range, 58-GHz CMOS Direct Injection-Locked Frequency Divider Using Input-Power-Matching Technique

被引：0

作者：

Hsu, Wei-Lun ^{[1
]}

Chen, Chang-Zhi ^{[1
]}

Lin, Yo-Sheng ^{[1
]}

Chang, Jin-Fa ^{[1
]}

机构：

[1] Natl Chi Nan Univ, Dept Elect Engn, Puli, Taiwan

来源：

2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4 | 2009年

关键词：

CMOS; power-matching technique; direct injection-locked frequency-divider (DILFD); wide locking range;

D O I：

10.1109/ECTC.2009.5074270

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 58-GHz (V-band) CMOS direct injection-locked frequency-divider (DILFD) using input-power-matching technique for locking-range enhancement is reported for the first time. In an input-power-matching technique, an inductive input-matching-network is added to the gate of the NMOS switch to optimize the input-power-matching, i.e. to maximize the internal power, over the frequency band of interest. This DILFD architecture also features a very low input capacitance; therefore, high operating frequency of 58.2 GHz can be achieved. The DILFD dissipated 8.45 mW power from a 1.3 V power supply, and achieved a total locking range of 9.3 GHz (48.9-58.2 GHz; 17.4%), which is 400% higher than that (1.86 GHz (3%)) of a traditional DILFD without the input-matching-network for comparison. The chip area was only 0.585x0.492 mm(2) excluding the test pads.

引用

页码：1846 / 1849

页数：4

共 50 条

[1] A 58-GHz WIDE-LOCKING RANGE CMOS DIRECT INJECTION-LOCKED FREQUENCY DIVIDER USING INPUT-POWER-MATCHING TECHNIQUE
Chen, Chang-Zhi
Hsu, Wei-Lun
Lin, Yo-Sheng
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (03) : 685 - 689
[2] 77 GHz CMOS injection-locked Miller frequency divider
Luo, T. -N.
Bai, S. -Y.
Chen, Y. -J. E.
ELECTRONICS LETTERS, 2009, 45 (01) : 57 - 58
[3] A 53.6 GHz Direct Injection-locked Frequency Divider with a 72% Locking Range in 65 nm CMOS Technology
Chen, Wen-Lin
Shiao, Yu-Shao Jerry
Yen, Hsuan-Der
Huang, Guo-Wei
Hsieh, Hsieh-Hung
Jou, Chewn-Pu
Hsueh, Fu-Lung
2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
[4] 93.5∼109.4GHz CMOS injection-locked frequency divider with 15.3% locking range
Cho, Lan-Chou
Tsai, Kun-Hung
Hung, Chao-Ching
Liu, Shen-Iuan
2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 86 - +
[5] A 2 mW, 55.8-GHz CMOS INJECTION-LOCKED FREQUENCY DIVIDER WITH 7.1-GHz LOCKING RANGE
Hsu, Wei-Lun
Chen, Chang-Zhi
Lin, Yo-Sheng
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (03) : 702 - 706
[6] A 2 mW, 55.8-GHz CMOS Injection-Locked Frequency Divider with 7.1-GHz Locking Range
Hsu, Wei-Lun
Chen, Chang-Zhi
Lin, Yo-Sheng
Chen, Chi-Chen
RWS: 2009 IEEE RADIO AND WIRELESS SYMPOSIUM, 2009, : 555 - 558
[7] EXCELLENT SENSITIVITY 64.8-GHz CMOS INJECTION-LOCKED FREQUENCY DIVIDER WITH 10.2-GHz LOCKING RANGE
Chen, Chang-Zhi
Chen, Tsung-Yen
Lin, Yo-Sheng
Huang, Guo-Wei
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2010, 52 (03) : 518 - 523
[8] A 104-to 112.8-GHz CMOS Injection-Locked Frequency Divider
Lee, I-Ting
Tsai, Kun-Hung
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (07) : 555 - 559
[9] A 60 GHz CMOS PLL Synthesizer using a Wideband Injection-Locked Frequency Divider with Fast Calibration Technique
Shima, Takahiro
Sato, Junji
Mizuno, Koichi
Takinami, Koji
ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 1530 - 1533
[10] 20 GHz CMOS injection-locked frequency divider with variable division ratio
Huang, FH
Lin, DM
Wang, HP
Chiu, WY
Chan, YJ
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 469 - 472

← 1 2 3 4 5 →