MICROPROCESSORS KOMDIV FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS

被引：0
|
作者：
Bobkov, S. G. [1 ,2 ]
机构：
[1] Russian Acad Sci SRISA Moscow, Fed State Inst Sci Res Inst Syst Anal, Moscow, Russia
[2] Natl Res Nucl Univ MEPhI Moscow, Elect Dept, Moscow, Russia
来源：
INFORMATION TECHNOLOGY IN INDUSTRY | 2019年 / 7卷 / 03期
关键词：
trusted systems; system on chip; microprocessors architecture; co-processor;
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
The problems of creating of high-performance embedded computing systems based on microprocessors KOMDIV is considered. Processor performance is dependent upon three characteristics: clock cycle, clock cycles per instruction, and instruction count. These characteristics for microprocessors KOMDIV are optimized using parameter performance/power consumption and requirements of embedded systems.
引用
收藏
页码：5 / 9
页数：5
相关论文
共 50 条
  • [1] On the characterization of data cache vulnerability in high-performance embedded microprocessors
    Wang, Shuai
    Hu, Jie
    Ziavras, Sotirios G.
    [J]. 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 14 - +
  • [2] Modeling of power distribution systems for high-performance microprocessors
    Herrell, DJ
    Beker, B
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 240 - 248
  • [3] High-performance RISC microprocessors
    Choquette, J
    Gupta, M
    McCarthy, D
    Veenstra, J
    [J]. IEEE MICRO, 1999, 19 (04) : 48 - 55
  • [4] A clock methodology for high-performance microprocessors
    Carrig, KM
    Chu, AM
    Ferraiolo, FD
    Petrovick, JG
    Scott, PA
    Weiss, RJ
    [J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 119 - 122
  • [5] Reducing power in high-performance microprocessors
    Tiwari, V
    Singh, D
    Rajgopal, S
    Mehta, G
    Patel, R
    Baez, F
    [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 732 - 737
  • [6] HIGH-PERFORMANCE MICROPROCESSORS - THE RISC DILEMMA
    HUANG, VKL
    [J]. IEEE MICRO, 1989, 9 (04) : 13 - 14
  • [7] A clock methodology for high-performance microprocessors
    Carrig, KM
    Chu, AM
    Ferraiolo, FD
    Petrovick, JG
    Scott, PA
    Weiss, RJ
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (2-3): : 217 - 224
  • [8] On tools for modeling high-performance embedded systems
    Nambiar, A
    Chaudhary, V
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 360 - 370
  • [9] A Clock Methodology for High-Performance Microprocessors
    Keith M. Carrig
    Albert M. Chu
    Frank D. Ferraiolo
    John G. Petrovick
    P. Andrew Scott
    Richard J. Weiss
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1997, 16 : 217 - 224
  • [10] Technology for advanced high-performance microprocessors
    Bohr, MT
    El-Mansy, YA
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) : 620 - 625
12345