A multi-level parallel simulation approach to electron transport in nano-scale transistors

被引:0
|
作者
Luisier, Mathieu [1 ]
Klimeck, Gerhard [1 ]
机构
[1] Purdue Univ, Network Computat Nanotechnol, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Physics-based simulation of electron transport in nanoelectronic devices requires the solution of thousands of highly complex equations to obtain the output characteristics of one single input voltage. The only way to obtain a complete set of bias points within a reasonable amount of time is the recourse to supercomputers offering several hundreds to thousands of cores. To profit from the rapidly increasing availability of such machines we have developed a state-of-the-art quantum mechanical transport simulator dedicated to nanodevices and working with four levels of parallelism. Using these four levels we demonstrate that an almost ideal scaling of the walltime up to 32768 processors with a parallel efficiency of 86% is reached in the simulation of realistically extended and gated field-effect transistors. Obtaining the current characteristics of these devices is reduced to some hundreds of seconds instead of days on a small cluster or months on a single CPU.
引用
收藏
页码:172 / 181
页数:10
相关论文
共 50 条
  • [1] Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology
    Moradi, Farshad
    Panagopoulos, Georgios
    Karakonstantis, Georgios
    Farkhani, Hooman
    Wisland, Dag T.
    Madsen, Jens K.
    Mahmoodi, Hamid
    Roy, Kaushik
    [J]. MICROELECTRONICS JOURNAL, 2014, 45 (01) : 23 - 34
  • [2] Multi-Level Wordline Driver for Low Power SRAMs in Nano-Scale CMOS Technology
    Moradi, Farshad
    Panagopoulos, Georgios
    Karakonstantis, Georgios
    Wisland, Dag
    Mahmoodi, Hamid
    Madsen, Jens Kargaard
    Roy, Kaushik
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 326 - 331
  • [3] Quantum electron transport modeling in nano-scale devices
    Ogawa, M
    Tsuchiya, H
    Miyoshi, T
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (03) : 363 - 371
  • [4] Fabrication of silicon molds with multi-level, non-planar, micro- and nano-scale features
    Azimi, S.
    Dang, Z. Y.
    Ansari, K.
    Breese, M. B. H.
    [J]. NANOTECHNOLOGY, 2014, 25 (37)
  • [5] Nano-scale simulation technologies
    Nakada, T
    Aoki, K
    Furuya, A
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (01): : 103 - 112
  • [6] Nonequilibrium GW approach to quantum transport in nano-scale contacts
    Thygesen, Kristian S.
    Rubio, Angel
    [J]. JOURNAL OF CHEMICAL PHYSICS, 2007, 126 (09):
  • [7] Study of the extrinsic parasitics in nano-scale transistors
    Xiong, SY
    King, TJ
    Bokor, J
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (06) : 652 - 657
  • [8] Fabrication and device simulation of single nano-scale organic static induction transistors
    Ohashi, Noboru
    Nakamura, Masakazu
    Muraishi, Norio
    Sakai, Masatoshi
    Kudo, Kazuhiro
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (12): : 1765 - 1770
  • [9] Parallel Multi-Level Simulation of Wireless Sensor Networks
    Lang, Mario
    Haase, Jan
    Grimm, Christoph
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2741 - 2744
  • [10] A Study on Parasitic Resistance in Nano-Scale Transistors
    Lee, Jun-Ha
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2009, 6 (11) : 2437 - 2441