Controlled on-chip heat transfer for directed heating and temperature reduction

被引:1
|
作者
Dilli, Zeynep [1 ]
Akturk, Akin [1 ]
Goldsman, Neil [1 ]
Metze, George [2 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[2] Lab Phys Sci, College Pk, MD 20740 USA
关键词
Integrated circuits; Integrated circuit design; Thermal modeling; Thermal design;
D O I
10.1016/j.sse.2009.03.023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Accurate thermal modeling is critical to address the heating-related problems in integrated circuits, as well as to ensure as-designed operation or to obtain performance predictions in a range of different operating conditions. We present Our experimental and theoretical work on modeling thermal behavior in integrated circuits (ICs) at the resolution of single material layers. Through measurements and simulations we find that lateral metal interconnect networks have minimal effect on directing heat flow in bulk technologies, but may be more influential in SOI systems. Thermal via structures are effective for temperature reduction in either case. With this approach we are able to contribute to the IC design process by Suggesting metal layout features for cooling and controlled heating. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:590 / 598
页数:9
相关论文
共 50 条
  • [31] Digital-noise reduction with on-chip inductors
    M. -O. Dima
    K. -H. Becks
    Instruments and Experimental Techniques, 2006, 49 : 361 - 370
  • [32] A Convolutional Code for On-chip Interconnect Crosstalk Reduction
    Courtay, Antoine
    Boutillon, Emmanuel
    Laurent, Johann
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 145 - 148
  • [33] Leakage energy reduction in on-chip microprocessor caches
    Zhang Chengyi
    Zhang Minxuan
    Xing Zuocheng
    20TH EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2006: MODELLING METHODOLOGIES AND SIMULATION: KEY TECHNOLOGIES IN ACADEMIA AND INDUSTRY, 2006, : 750 - +
  • [34] Layout techniques for on-chip interconnect inductance reduction
    Tu, SW
    Jou, JY
    Chang, YW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
  • [35] Digital-noise reduction with on-chip inductors
    Dima, M. -O.
    Becks, K. -H.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2006, 49 (03) : 361 - 370
  • [36] Enhancement of heat exchange using on-chip engineered heat sinks
    Chong Y.
    Chong, Yonuk (yonuk@krss.re.kr), 2017, Korea Institute of Applied Superconductivity and Cryogenics (19): : 18 - 21
  • [37] On-chip thin film Peltier heat pumps
    Shafai, C
    Brett, MJ
    THERMINIC: COLLECTION OF PAPERS PRESENTED AT THE INTERNATIONAL WORKSOP ON THERMAL INVESTIGATIONS OF ICS AND MICROSTRUCTURES, 1998, : 81 - 85
  • [38] On-chip biological patterning controlled by electrical potential
    Chung, Shang-Lun
    Wang, Yi-Lun
    Tsai, Chin-Hsiung
    Lin, Chih-Ting
    MICROELECTRONIC ENGINEERING, 2012, 98 : 711 - 714
  • [39] VCCS controlled LDO with small on-chip capacitor
    Li Qiuli
    Qian Yao
    Lu Danzhu
    Hong Zhiliang
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (11)
  • [40] VCCS Controlled LDO with Small On-Chip Capacitor
    Li, Qiuli
    Qian, Yao
    Lv, Danzhu
    Hong, Zhiliang
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,