Non-deterministic constraint generation for analog and mixed-signal layout

被引：0
|
作者：
Charbon, E
Malavasi, E
Miliozzi, P
SangiovanniVincentelli, A
机构：
来源：
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 1997年 / E80D卷 / 10期
关键词：
constraint generation; constraint translation; stochastic performance modeling; non-deterministic parasitics; constraint-driven physical design; constrained optimization;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we propose a comprehensive approach to physical design based on the constraint paradigm. Bounds on the most critical circuit parasitics are automatically generated to help designers and/or physical design tools meet a set of high-level specifications. The constraint generation engine is based on constrained optimization, where various parasitic effects on interconnect and devices are accounted for and dealt with in different manners according to their statistical behavior and their effect on performance.
引用
收藏
页码：1032 / 1043
页数：12
相关论文
共 50 条
  • [41] Analog Layer Extensions for Analog/Mixed-Signal Assertion Languages
    Ulus, Dogan
    Sen, Alper
    Baskaya, Faik
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 66 - 71
  • [42] Monitoring properties of analog and mixed-signal circuits
    Maler O.
    Ničković D.
    International Journal on Software Tools for Technology Transfer, 2013, 15 (03) : 247 - 268
  • [43] Challenges in analog and mixed-signal fault models
    Soma, M
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1996, 12 (01): : 16 - 19
  • [44] Security Aspects of Analog and Mixed-signal Circuits
    Polian, Ilia
    PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,
  • [45] Benchmark circuits for analog and mixed-signal testing
    Kondagunturi, R
    Bradley, E
    Maggard, K
    Stroud, C
    IEEE SOUTHEASTCON '99, PROCEEDINGS, 1999, : 217 - 220
  • [46] Analog design-for-testability for analog/mixed-signal ASICs
    Zhao, GN
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 404 - 408
  • [47] SOLVING LAYOUT ISSUES IN MIXED-SIGNAL IC DESIGN
    SWINNEN, M
    ELECTRONIC ENGINEERING, 1995, 67 (825): : S60 - S63
  • [48] Mixed-signal simulation and test generation
    Dufils, M.
    Carbonero, J. L.
    Planelle, P.
    Raynaud, P.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (03) : 239 - 248
  • [49] Mixed-signal simulation & test generation
    Dufils, Martine
    Carbonero, Jean-Louis
    Planelle, Philippe
    Raynaud, Philippe
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 228 - 233
  • [50] Self-Learning and Transfer across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis
    Chen, Kaichang
    Gielen, Georges G. E.
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
12345