共 50 条
- [41] Multi-Processor System-on-Chip Power Estimation Model At the CABA Level 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), 2012,
- [43] A CAD Approach for Accurate Decap Estimation and Allocation for Supply Noise Reduction in SoC PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 279 - 282
- [44] A Stochastic power-supply noise reduction technique using max-flow algorithm and decoupling capacitance Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 265 - 269
- [45] Managing power and performance for System-on-Chip designs using voltage islands IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 195 - 202
- [46] DESIGN OF CMOS LOW NOISE AMPLIFIER USING AN AUTOMATED SYSTEM-ON-CHIP METHODOLOGY PROCEEDINGS OF 2020 37TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2020, : 181 - 188
- [47] Power supply noise reduction using additional resistors SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2005, : 193 - 196
- [48] Simulation and Optimization of Power Supply System Based on Super Capacitor Tram 2017 IEEE CONFERENCE ON ENERGY INTERNET AND ENERGY SYSTEM INTEGRATION (EI2), 2017,
- [50] Modeling of Low-dropout Regulator to Optimize Power Supply Rejection in System-on-Chip Applications 2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 113 - 116