Digital Embedded Test Instrument for On-Chip Phase Noise Testing of Analog/RF Integrated Circuits

被引：0

作者：

Azais, Florence ^{[1
]}

David-Grignot, Stephane ^{[1
,2
]}

Latorre, Laurent ^{[1
]}

Lefevre, Francois ^{[2
]}

机构：

[1] Univ Montpellier, CNRS, LIRMM, 161 Rue Ada, F-34095 Montpellier, France

[2] NXP Semicond, 2 Espl Anton Phillips, F-14000 Caen, France

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2016年 / 25卷 / 03期

关键词：

Noise measurement; phase noise; analog/IF signals; 1-bit acquisition; digital signal processing; built-in-self-test; BIST; test cost reduction;

D O I：

10.1142/S0218126616400144

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a digital embedded test instrument (ETI) for on-chip phase noise (PN) testing of analog/RF integrated circuits. The technique relies on 1-bit signal acquisition and dedicated processing to compute a digital signature related to the PN level. An appropriate algorithm based on on-the-fly processing of the 1-bit signal is defined in order to implement the BIST module with minimal hardware resources. Its implementation in CMOS 140nm technology occupies only 7,885 mu m(2), which represents an extremely small silicon area. Hardware measurements are performed on an FPGA prototype that validates the proposed instrument.

引用

页数：18

共 50 条

[31] Specification based digital compatible built-in test of embedded analog circuits
Halder, A
Chatterjee, A
10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 344 - 349
[32] A digital technique for the evaluation of SSB phase noise of analog/RF signals
Azais, F.
David-Grignot, S.
Latorre, L.
Lefevre, F.
2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
[33] An integrated phase noise measurement bench for on-chip characterization of resonators and VCOs
Godet, S.
Tournier, E.
Llopis, O.
Cathelin, A.
2011 JOINT CONFERENCE OF THE IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM/EUROPEAN FREQUENCY AND TIME FORUM PROCEEDINGS, 2011, : 108 - 112
[34] On-chip ΔI noise in the power distribution networks of high speed cmos integrated circuits
Tang, KT
Friedman, EG
13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 53 - 57
[35] Reduced order modeling of coupled on-chip interconnects for silicon-based RF integrated circuits
Zheng, J
Tripathi, VK
Weisshaar, A
2000 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2000, : 973 - 976
[36] Reduced order modeling of coupled on-chip interconnects for silicon-based RF integrated circuits
Zheng, Ji
Tripathi, Vijai K.
Weisshaar, Andreas
IEEE MTT-S International Microwave Symposium Digest, 2000, 2 : 973 - 976
[37] On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits
Zheng, Y
Shepard, KL
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) : 336 - 344
[38] Digital Analog Converter for the Extraction of Test Signals from Mixed Integrated Circuits
Simancas-Garcia, Jose L.
Melendez-Pertuz, Farid A.
Gonzalez, Ramon E. R.
Cardenas, Cesar A.
Collazos-Morales, Carlos Andres
COMPUTATIONAL SCIENCE AND ITS APPLICATIONS, ICCSA 2021, PT I, 2021, 12949 : 207 - 223
[39] Future Low-Noise Technologies for RF, Analog and Mixed-Signal Integrated Circuits
Chen, Chih-Hung
Chen, Xuesong
Wu, D. Y.
Chen, Chao Sheng
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[40] Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits
Wang, Shuo
Tehranipoor, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1030 - 1041

← 1 2 3 4 5 →