Digital Embedded Test Instrument for On-Chip Phase Noise Testing of Analog/RF Integrated Circuits

被引：0
|
作者：
Azais, Florence [1 ]
David-Grignot, Stephane [1 ,2 ]
Latorre, Laurent [1 ]
Lefevre, Francois [2 ]
机构：
[1] Univ Montpellier, CNRS, LIRMM, 161 Rue Ada, F-34095 Montpellier, France
[2] NXP Semicond, 2 Espl Anton Phillips, F-14000 Caen, France
来源：
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2016年 / 25卷 / 03期
关键词：
Noise measurement; phase noise; analog/IF signals; 1-bit acquisition; digital signal processing; built-in-self-test; BIST; test cost reduction;
D O I：
10.1142/S0218126616400144
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a digital embedded test instrument (ETI) for on-chip phase noise (PN) testing of analog/RF integrated circuits. The technique relies on 1-bit signal acquisition and dedicated processing to compute a digital signature related to the PN level. An appropriate algorithm based on on-the-fly processing of the 1-bit signal is defined in order to implement the BIST module with minimal hardware resources. Its implementation in CMOS 140nm technology occupies only 7,885 mu m(2), which represents an extremely small silicon area. Hardware measurements are performed on an FPGA prototype that validates the proposed instrument.
引用
收藏
页数：18
相关论文
共 50 条
  • [1] Embedded test instrument for on-chip phase noise evaluation of analog/IF signals
    Azais, F.
    David-Grignot, S.
    Latorre, L.
    Lefevre, F.
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 237 - 242
  • [2] The Impact of On-Chip Interconnections on CMOS RF Integrated Circuits
    El-Desouki, Munir M.
    Abdelsayed, Samar M.
    Deen, M. Jamal
    Nikolova, Natalia K.
    Haddara, Yaser M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1882 - 1890
  • [3] RF integrated feedback circuits using on-chip magnetics
    Long, JR
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 109 - 112
  • [4] Functional Testing of On-chip Analog/RF Circuits using Machine Learning based Regression Models
    Shrivastava, Anshaj
    Banerjee, Gaurab
    2022 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2022,
  • [5] Digital on-chip measurement circuit for built-in phase noise testing
    David-Grignot, S.
    Azais, F.
    Latorre, L.
    Lefevre, F.
    PROCEEDINGS OF THE 2015 IEEE 20TH INTERNATIONAL MIXED-SIGNAL TESTING WORKSHOP (IMSTW), 2015,
  • [6] VCO phase noise and sideband spurs due to substrate noise generated by on-chip digital circuits
    Mendez, M. A.
    Osorio, J. F.
    Mateo, D.
    Aragones, X.
    Gonzalez, J. L.
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 121 - +
  • [7] VCO phase noise and sideband spurs due to substrate noise generated by on-chip digital circuits
    Mendez, M. A.
    Osorio, J. F.
    Mateo, D.
    Aragones, X.
    Gonzalez, J. L.
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2006, : 101 - 104
  • [8] On-chip Integrated Magnetic Thin-Film Solution to Countermeasure Digital Noise on RF IC
    Yamaguchi, Masahiro
    Tanaka, Satoshi
    Endo, Yasushi
    Muroga, Sho
    Nagata, Makoto
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 536 - 539
  • [9] On-chip digital noise reduction for integrated CMOS cameras
    Rullmann, M
    Schluessler, JU
    Schueffny, R
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 1620 - 1629
  • [10] Special Session - Machine Learning in Test: A Survey of Analog, Digital, Memory, and RF Integrated Circuits
    Roy, Soham
    Millican, Spencer K.
    Agrawal, Vishwani D.
    2021 IEEE 39TH VLSI TEST SYMPOSIUM (VTS), 2021,
12345