Design of power-efficient CMOS based oscillator circuit with varactor tuning control

被引:1
|
作者
Dwivedi, Dileep [1 ,2 ]
Kumar, Manoj [1 ,2 ]
Niranjan, Vandana [3 ]
机构
[1] Univ Sch Informat, Commun & Technol, New Delhi, India
[2] Guru Gobind Singh Indraprastha Univ, New Delhi, India
[3] Indira Gandhi Delhi Tech Univ Women, Dept ECE, New Delhi, India
来源
SN APPLIED SCIENCES | 2021年 / 3卷 / 04期
关键词
Delay cell; I-MOS varactor; MOS current mode logic; Phase noise; Voltage controlled oscillator;
D O I
10.1007/s42452-021-04501-y
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
This paper presents a low-power, wide tuning range CMOS voltage-controlled oscillator with MCML (MOS current mode logic) differential delay cell. Voltage controlled oscillator (VCO) circuit is designed in TSMC 0.25 mu m CMOS process. To achieve the broad frequency range concept of variable capacitance is employed in the proposed VCO circuit. Source/drain tuning voltage (V-tune) and body bias voltage (V-b) of I-MOS varactor are used to achieve variable capacitance at different I-MOS varactor widths (W). The dual control voltage of I-MOS varactor results in a tuning range from 0.528 GHz to 2.014 GHz. VCO's figure of merit (FoM) is 152.13 dBc/Hz with phase noise of -93.77 dBc/Hz at 1 MHz offset from the oscillation frequency. The proposed VCO dissipates maximum power of 3.127 mW.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Robust Design of Power-Efficient VLSI Circuits
    Pedram, Massoud
    ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 1 - 1
  • [42] Design of Power-Efficient Configurable Booth Multiplier
    Kuang, Shiann-Rong
    Wang, Jiun-Ping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (03) : 568 - 580
  • [43] Design and Fabrication of Power-Efficient VCSEL-Based Optical Transceiver
    Mitani, S. M.
    Alias, M. S.
    Maulud, M. F.
    Manaf, A. A.
    Yahya, M. R.
    Mat, A. F. A.
    2008 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS, PROCEEDINGS, 2008, : 117 - 119
  • [44] Strategy for power-efficient design of parallel systems
    Danckaert, K
    Masselos, K
    Catthoor, F
    De Man, HJ
    Goutis, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (02) : 258 - 265
  • [45] A Power-Efficient Magnetic Actuator Driver Design
    Kebapcioglu, Berkay
    Ferhanoglu, Onur
    Yelten, Mustafa Berke
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [46] Tradeoffs in power-efficient issue queue design
    Buyuktosunoglu, A
    Albonesi, DH
    Bose, P
    Cook, PW
    Schuster, SE
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 184 - 189
  • [47] Power-efficient compensation circuit for fixed-width multipliers
    Kumar, Ganjikunta Ganesh
    Sahoo, Subhendu K.
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (04) : 505 - 509
  • [48] New partitioned domino circuit for power-efficient wide gates
    Asyaei, Mohammad
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 320 - 327
  • [49] Power Efficient Voltage Controlled Oscillator Design in 180nm CMOS Technology
    Gupta, Prachi
    Kumar, Manoj
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1470 - 1476
  • [50] Power-efficient injection-locked oscillator for biomedical telemetry applications
    Haider, M. R.
    Islam, S. K.
    Mahfouz, M. R.
    ELECTRONICS LETTERS, 2010, 46 (18) : 1252 - U27