A 10-GB/S BACKPLANE TRANSMITTER WITH A FIR PRE-EMPHASIS EQUALIZER TO SUPPRESS ISI AT DATA CENTERS AND EDGES SIMULTANEOUSLY

被引：0
|
作者：
Chen, Dianyong [1 ]
Wang, Bo [1 ]
Liang, Bangli [1 ]
Kwasniewski, Tad [1 ]
机构：
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
来源：
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2 | 2009年
关键词：
Backplane transmitter; equalizer; FIR; pre-emphasis; inter-symbol interference; TRANSCEIVER;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents a 10-Gb/s backplane transmitter with a finite impulse response (FIR) pre-emphasis equalizer to suppress inter-symbol-interference (ISI) at data centers and transition edges simultaneously. The design concepts are discussed. Circuits in 0.13 mu m IBM CMOS technologies are given. Comparison with conventional data center oriented equalizer and transition edge oriented equalizer are carried out on a 40-inch FR4 differential backplane.
引用
收藏
页码：279 / 282
页数：4
相关论文
共 50 条
  • [41] A Large Swing, 40-Gb/s SiGe BiCMOS Driver With Adjustable Pre-Emphasis for Data Transmission Over 75 Ω Coaxial Cable
    Aroca, Ricardo Andres
    Voinigescu, Sorin P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (10) : 2177 - 2186
  • [42] Backplane equalization comparison for 10-Gb/s data communication with 0.25-μm SiGeBiCMOS and 0.18-μm CMOS feed-forward equalizers
    Kim, H. S.
    Raghavan, A.
    Gebara, E.
    Laskar, J.
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 587 - 590
  • [43] Pulse-width modulation pre-emphasis applied in a wireline transmitter, achieving 33 dB loss compensation at 5-Gb/s in 0.13-μm CMOS
    Schrader, JR
    Klumperink, EAM
    Visschers, JL
    Nauta, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 990 - 999
  • [44] A 32/16 Gb/s 4/2-PAM Transmitter with PWM Pre-Emphasis and 1.2 Vpp per side Output Swing in 0.13-μm CMOS
    Cheng, Horace
    Carusone, Anthony Chan
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 635 - 638
  • [45] Backplane equalization comparison for 10-gb/s data communication with 0.25-μm SiGeBiCMOS and 0.18-μm CMOS feed-forward equalizers
    Kim, H. S.
    Raghavan, A.
    Gebaral, E.
    Laskarl, J.
    2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES, 2007, : 40 - 43
  • [46] Adaptive equalizer with a controller of a minimally admissible differential voltage of the output signal and pseudodifferential cascode output buffer for the 10-Gb/s transmitter according to the 65-nm CMOS technology
    Larionov A.V.
    Russian Microelectronics, 2015, 44 (6) : 414 - 420
  • [47] 6.7 A 128Gb/s PAM-4 Transmitter with Programmable-Width Pulse Generator and Pattern-Dependent Pre-Emphasis in 28nm CMOS
    Sheng, Kai
    Gai, Weixin
    Feng, Zeze
    Niu, Haowei
    Ye, Bingyi
    Zhou, Hang
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2023, 2023-February : 120 - 122
  • [48] A 128Gb/s PAM-4 Transmitter with Edge-Boosting Pulse Generator and Pre-Emphasis Asymmetric Fractional-Spaced FFE in 28nm CMOS
    Wu, Hongzhi
    Wu, Weitao
    Zhong, Liping
    Cheng, Xuxu
    Zhang, Yangyi
    Luo, Xiongshi
    Xu, Dongfan
    Yu, Xindan
    Pan, Quan
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [49] An 80-Gb/s/pin Single-Ended Voltage-Mode PAM-4 Transmitter With a Pulsewidth Pre-Emphasis and a 4-Tap FFE in 28-nm CMOS
    Park, Jae-Koo
    Rho, Dae-Won
    Yang, Seung-Jae
    Choi, Woo-Young
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (02) : 519 - 528
  • [50] Pre-emphasis transmitter (0.007 mm2, 8 Gbit/s, 0-14 dB) with improved data zero-crossing accuracy in 65 nm CMOS
    Chen, Y.
    Mak, P. -I.
    Zhang, L.
    Qian, H.
    Wang, Y.
    ELECTRONICS LETTERS, 2013, 49 (15) : 929 - U31
12345