A 10-GB/S BACKPLANE TRANSMITTER WITH A FIR PRE-EMPHASIS EQUALIZER TO SUPPRESS ISI AT DATA CENTERS AND EDGES SIMULTANEOUSLY

被引：0
|
作者：
Chen, Dianyong [1 ]
Wang, Bo [1 ]
Liang, Bangli [1 ]
Kwasniewski, Tad [1 ]
机构：
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
来源：
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2 | 2009年
关键词：
Backplane transmitter; equalizer; FIR; pre-emphasis; inter-symbol interference; TRANSCEIVER;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents a 10-Gb/s backplane transmitter with a finite impulse response (FIR) pre-emphasis equalizer to suppress inter-symbol-interference (ISI) at data centers and transition edges simultaneously. The design concepts are discussed. Circuits in 0.13 mu m IBM CMOS technologies are given. Comparison with conventional data center oriented equalizer and transition edge oriented equalizer are carried out on a 40-inch FR4 differential backplane.
引用
收藏
页码：279 / 282
页数：4
相关论文
共 50 条
  • [31] A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization
    Kim, Sung-Geun
    Kim, Tongsung
    Kwon, Dae-Hyun
    Choi, Woo-Young
    2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 249 - 252
  • [32] A 15 Gb/s Non-Return-to-Zero Transmitter With 1-Tap Pre-Emphasis Feed-Forward Equalizer for Low-Power Ground Terminated Memory Interfaces
    Kwon, Youngwook
    Park, Hyunsu
    Choi, Yoonjae
    Sim, Jincheol
    Choi, Jonghyuck
    Park, Seungwoo
    Kim, Chulwoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2737 - 2741
  • [33] CMOS transmitter using pulse-width modulation pre-emphasis achieving 33dB loss compensation at 5-Gb/s
    Schrader, J.H.R. (j.h.r.schrader@utwente.nl), 2005, (Institute of Electrical and Electronics Engineers Inc.):
  • [34] CMOS transmitter using pulse-width modulation pre-emphasis achieving 33dB loss compensation at 5-Gb/s
    Schrader, JHR
    Klumperink, EAM
    Visschers, JL
    Nauta, B
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 388 - 391
  • [35] A 6-to-32 Gb/s Voltage-Mode Transmitter with Scalable Supply, Voltage Swing, and Pre-Emphasis in 65-nm CMOS
    Bae, Woorham
    Ju, Haram
    Park, Kwanseo
    Jeong, Deog-Kyoon
    2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 241 - 244
  • [36] A 80 mW 40 Gb/s Transmitter With Automatic Serializing Time Window Search and 2-tap Pre-Emphasis in 65 nm CMOS Technology
    Huang, Ke
    Wang, Ziqiang
    Zheng, Xuqiang
    Zhang, Chun
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1441 - 1450
  • [37] A large swing, 40-Gb/s SiGeBiCMOS driver with adjustable pre-emphasis for data transmission over 75Ω coaxial cable
    Aroca, Ricardo A.
    Voinigescu, Sorin P.
    IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 169 - 172
  • [38] A 10Gb/s, 342fJ/bit Micro-Ring Modulator Transmitter with Switched-Capacitor Pre-Emphasis and Monolithic Temperature Sensor in 65nm CMOS
    Saeedi, Saman
    Emami, Azita
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [39] A 40 mV-Differential-Channel-Swing Transceiver Using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer With a CML Driver at 9 Gb/s
    Yi, Il-Min
    Lee, Soo-Min
    Bae, Seung-Jun
    Sohn, Young-Soo
    Choi, Jung-Hwan
    Jang, Seong-Jin
    Kim, Byungsub
    Sim, Jae-Yoon
    Park, Hong-June
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (01) : 122 - 133
  • [40] A 16/32-Gb/s/pin Dual-Mode Single-Ended Transmitter with Pre-Emphasis FFE and RLMEnhanced ZQ Calibration for Memory Interfaces
    Wang, Xiaofei
    Jin, Jing
    Liu, Xiaoming
    Yang, Zhaolin
    Wang, Shan
    Zhou, Jianjun
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
12345