共 50 条
- [21] Improved single-miller passive compensation network for three-stage CMOS OTAs [J]. Analog Integrated Circuits and Signal Processing, 2016, 86 : 417 - 427
- [23] A 5.7 GHz low noise figure ultra high gain CMOS LNA with inter stage technique [J]. IEICE ELECTRONICS EXPRESS, 2010, 7 (23): : 1686 - 1693
- [25] Ultra-High Bandwidth Fully-Differential Three-Stage Operational Amplifiers in 40nm Digital CMOS [J]. PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 76 - 81
- [26] A high-gain differential CMOS LNA for 3.1-10.6 GHz ultra-wideband receivers [J]. IEICE ELECTRONICS EXPRESS, 2008, 5 (15): : 523 - 529
- [27] A 2.4∼6GHz CMOS broadband high-gain differential LNA for UWB and WLAN receiver [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 469 - 472
- [28] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers [J]. Circuits, Systems, and Signal Processing, 2023, 42 : 1327 - 1351
- [30] A 194-GHz Three-Stage Differential Driver Amplifier Utilizing a Three-Element Embedded Core at Near-fmax Frequencies in 65-Nm CMOS [J]. IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2024, 34 (06): : 655 - 658