High Performance Three-Stage 30GHz CMOS Single-to-Differential LNA

被引:0
|
作者
Raghu, S. [1 ]
Sunny, Soumya [1 ]
Duraiswamy, Punithavathi [1 ]
机构
[1] MS Ramaiah Univ Appl Sci, Dept Elect & Commun Engn, Bengaluru, India
关键词
CMOS; low-noise amplifier (LNA); common-source; active balun; differential cascode topology;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A low-noise amplifier (LNA) integrated with active balun is presented. The proposed LNA has three stages. A common source (CS) first stage is coupled to a differential cascode stage by means of a common source (CS) - common gate (CG) active balun. The active balun is a high gain amplifier that converts the low noise output from the first stage into a differential mode signal. The third stage is a differential cascode amplifier that further enhances the gain and the reverse isolation. The circuit is designed and simulated using 0.18 mu m standard RF CMOS process using BSIM3 model with a center frequency of 30GHz. The simulated results show that the balun-LNA achieves a high gain (S21) of 44.57 dB with 2GHz bandwidth. The LNA has ultra-low noise figure (NF) of 0.95 dB and reverse isolation (S12) of -78.55 dB. The input return loss (S11) and output return loss (S22) are -19.81 dB and -26.42 dB respectively. The circuit draws 17.88 mA from 1.8 V supply voltage.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Improved single-miller passive compensation network for three-stage CMOS OTAs
    Giuseppe Di Cataldo
    Alfio Dario Grasso
    Gaetano Palumbo
    Salvatore Pennisi
    [J]. Analog Integrated Circuits and Signal Processing, 2016, 86 : 417 - 427
  • [22] Improved single-miller passive compensation network for three-stage CMOS OTAs
    Di Cataldo, Giuseppe
    Grasso, Alfio Dario
    Palumbo, Gaetano
    Pennisi, Salvatore
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 86 (03) : 417 - 427
  • [23] A 5.7 GHz low noise figure ultra high gain CMOS LNA with inter stage technique
    Kargaran, Ehsan
    Khosrowjerdi, Hojat
    Ghaffarzadegan, Karim
    Nabovati, Hooman
    [J]. IEICE ELECTRONICS EXPRESS, 2010, 7 (23): : 1686 - 1693
  • [24] A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique
    Liu, Shubin
    Zhu, Zhangming
    Wang, Jingyu
    Liu, Lianxi
    Yang, Yintang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 20 - 30
  • [25] Ultra-High Bandwidth Fully-Differential Three-Stage Operational Amplifiers in 40nm Digital CMOS
    Chen, Hong
    Milovanovic, Vladimir
    Giotta, Dario
    Zimmermann, Horst
    [J]. PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 76 - 81
  • [26] A high-gain differential CMOS LNA for 3.1-10.6 GHz ultra-wideband receivers
    Zhang, Hong
    Chen, Gui-Can
    Lai, Su-Ming
    Liu, Jin-Hua
    [J]. IEICE ELECTRONICS EXPRESS, 2008, 5 (15): : 523 - 529
  • [27] A 2.4∼6GHz CMOS broadband high-gain differential LNA for UWB and WLAN receiver
    Chang, Chung-Ping
    Yen, Cheng-Chi
    Chuang, Huey-Ru
    [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 469 - 472
  • [28] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers
    Wang Xue
    Yushun Guo
    Yuliang Zhang
    Chang Shu
    [J]. Circuits, Systems, and Signal Processing, 2023, 42 : 1327 - 1351
  • [29] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers
    Xue, Wang
    Guo, Yushun
    Zhang, Yuliang
    Shu, Chang
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 42 (3) : 1327 - 1351
  • [30] A 194-GHz Three-Stage Differential Driver Amplifier Utilizing a Three-Element Embedded Core at Near-fmax Frequencies in 65-Nm CMOS
    He, Fei
    Xie, Qian
    Wang, Zheng
    [J]. IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2024, 34 (06): : 655 - 658