Generating High-Performance FPGA Accelerator Designs for Big Data Analytics with Fletcher and Apache Arrow

被引:1
|
作者
Peltenburg, Johan [1 ]
van Straten, Jeroen [1 ]
Brobbel, Matthijs [1 ]
Al-Ars, Zaid [1 ]
Hofstee, H. Peter [1 ,2 ]
机构
[1] Delft Univ Technol, Delft, Netherlands
[2] IBM Corp, Austin, TX USA
来源
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2021年 / 93卷 / 05期
关键词
FPGA; Accelerator; Big data; Analytics; Fletcher; Apache Arrow;
D O I
10.1007/s11265-021-01650-6
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As big data analytics systems are squeezing out the last bits of performance of CPUs and GPUs, the next near-term and widely available alternative industry is considering for higher performance in the data center and cloud is the FPGA accelerator. We discuss several challenges a developer has to face when designing and integrating FPGA accelerators for big data analytics pipelines. On the software side, we observe complex run-time systems, hardware-unfriendly in-memory layouts of data sets, and (de)serialization overhead. On the hardware side, we observe a relative lack of platform-agnostic open-source tooling, a high design effort for data structure-specific interfaces, and a high design effort for infrastructure. The open source Fletcher framework addresses these challenges. It is built on top of Apache Arrow, which provides a common, hardware-friendly in-memory format to allow zero-copy communication of large tabular data, preventing (de)serialization overhead. Fletcher adds FPGA accelerators to the list of over eleven supported software languages. To deal with the hardware challenges, we present Arrow-specific components, providing easy-to-use, high-performance interfaces to accelerated kernels. The components are combined based on a generic architecture that is specialized according to the application through an extensive infrastructure generation framework that is presented in this article. All generated hardware is vendor-agnostic, and software drivers add a platform-agnostic layer, allowing users to create portable implementations.
引用
收藏
页码:565 / 586
页数:22
相关论文
共 50 条
  • [31] Work-in-Progress: A High-performance FPGA Accelerator for Sparse Neural Networks
    Lu, Yuntao
    Gong, Lei
    Xu, Chongchong
    Sun, Fan
    Zhang, Yiwei
    Wang, Chao
    Zhou, Xuehai
    2017 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2017,
  • [32] On Performance Prediction of Big Data Transfer in High-performance Networks
    Liu, Wuji
    Yun, Daqing
    Wu, Chase Q.
    Rao, Nageswara S., V
    Hou, Aiqin
    Shen, Wei
    ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2020,
  • [33] The impact of big data analytics on firms’ high value business performance
    Aleš Popovič
    Ray Hackney
    Rana Tassabehji
    Mauro Castelli
    Information Systems Frontiers, 2018, 20 : 209 - 222
  • [34] The impact of big data analytics on firms' high value business performance
    Popovic, Ales
    Hackney, Ray
    Tassabehji, Rana
    Castelli, Mauro
    INFORMATION SYSTEMS FRONTIERS, 2018, 20 (02) : 209 - 222
  • [35] Automated Timing Characterization of High-Performance Macroblocks for Latency Insensitive FPGA Designs
    Sierra, Roberto
    Carreras, Carlos
    Caffarena, Gabriel
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 7 - 12
  • [36] High-Performance Data Analytics Techniques for Power Markets Simulation
    Kardos, Juraj
    Holt, Timothy
    Schenk, Olaf
    Fazio, Vincenzo
    Fabietti, Luca
    Spazzini, Filippo
    2021 INTERNATIONAL CONFERENCE ON SMART ENERGY SYSTEMS AND TECHNOLOGIES (SEST), 2021,
  • [37] A Data-Centric Accelerator for High-Performance Hypergraph Processing
    Wang, Qinggang
    Zheng, Long
    Hu, Ao
    Huang, Yu
    Yao, Pengcheng
    Gui, Chuangyi
    Liao, Xiaofei
    Tin, Hai
    Xue, Jingling
    2022 55TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2022, : 1326 - 1341
  • [38] CedCom: A High-Performance Architecture for Big Data Applications
    Raynaud, Tanguy
    Haque, Rafiqul
    Ait-kaci, Hassan
    2014 IEEE/ACS 11TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2014, : 621 - 632
  • [39] Perspectives on High-Performance Computing in a Big Data World
    Fox, Geoffrey C.
    HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, 2019, : 145 - 145
  • [40] High-performance modelling and simulation for big data applications
    Kolodziej, Joanna
    Gonzalez-Velez, Horacio
    Karatza, Helen D.
    SIMULATION MODELLING PRACTICE AND THEORY, 2017, 76 : 1 - 2