Generating High-Performance FPGA Accelerator Designs for Big Data Analytics with Fletcher and Apache Arrow

被引:1
|
作者
Peltenburg, Johan [1 ]
van Straten, Jeroen [1 ]
Brobbel, Matthijs [1 ]
Al-Ars, Zaid [1 ]
Hofstee, H. Peter [1 ,2 ]
机构
[1] Delft Univ Technol, Delft, Netherlands
[2] IBM Corp, Austin, TX USA
来源
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2021年 / 93卷 / 05期
关键词
FPGA; Accelerator; Big data; Analytics; Fletcher; Apache Arrow;
D O I
10.1007/s11265-021-01650-6
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As big data analytics systems are squeezing out the last bits of performance of CPUs and GPUs, the next near-term and widely available alternative industry is considering for higher performance in the data center and cloud is the FPGA accelerator. We discuss several challenges a developer has to face when designing and integrating FPGA accelerators for big data analytics pipelines. On the software side, we observe complex run-time systems, hardware-unfriendly in-memory layouts of data sets, and (de)serialization overhead. On the hardware side, we observe a relative lack of platform-agnostic open-source tooling, a high design effort for data structure-specific interfaces, and a high design effort for infrastructure. The open source Fletcher framework addresses these challenges. It is built on top of Apache Arrow, which provides a common, hardware-friendly in-memory format to allow zero-copy communication of large tabular data, preventing (de)serialization overhead. Fletcher adds FPGA accelerators to the list of over eleven supported software languages. To deal with the hardware challenges, we present Arrow-specific components, providing easy-to-use, high-performance interfaces to accelerated kernels. The components are combined based on a generic architecture that is specialized according to the application through an extensive infrastructure generation framework that is presented in this article. All generated hardware is vendor-agnostic, and software drivers add a platform-agnostic layer, allowing users to create portable implementations.
引用
收藏
页码:565 / 586
页数:22
相关论文
共 50 条
  • [21] High-Performance FPGA-based Accelerator for Bayesian Neural Networks
    Fan, Hongxiang
    Ferianc, Martin
    Rodrigues, Miguel
    Zhou, Hongyu
    Niu, Xinyu
    Luk, Wayne
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1063 - 1068
  • [22] A High-Performance FPGA-Based Depthwise Separable Convolution Accelerator
    Huang, Jiye
    Liu, Xin
    Guo, Tongdong
    Zhao, Zhijin
    ELECTRONICS, 2023, 12 (07)
  • [23] Transforming medical sciences with high-performance computing, high-performance data analytics and AI
    Lewandowski, Natalie
    Koller, Bastian
    TECHNOLOGY AND HEALTH CARE, 2023, 31 (04) : 1505 - 1507
  • [24] High performance deep learning techniques for big data analytics
    Li, Maozhen
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2018, 30 (23):
  • [25] Predictive Analytics on Genomic Data with High-Performance Computing
    Leung, Carson K.
    Sarumi, Oluwafemi A.
    Zhang, Christine Y.
    2020 IEEE INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOMEDICINE, 2020, : 2187 - 2194
  • [26] High-Performance Computing for Big Data Processing
    Wu, Yulei
    Xiang, Yang
    Ge, Jingguo
    Muller, Peter
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2018, 88 : 693 - 695
  • [27] Optimizing Apache Spark MLlib: Predictive Performance of Large-Scale Models for Big Data Analytics
    Theodorakopoulos, Leonidas
    Karras, Aristeidis
    Krimpas, George A.
    ALGORITHMS, 2025, 18 (02)
  • [28] Contributions to High-Performance Big Data Computing
    Fox, Geoffrey
    Qiu, Judy
    Crandall, David
    Von Laszewski, Gregor
    Beckstein, Oliver
    Paden, John
    Paraskevakos, Ioannis
    Jha, Shantenu
    Wang, Fusheng
    Marathe, Madhav
    Vullikanti, Anil
    Cheatham, Thomas
    FUTURE TRENDS OF HPC IN A DISRUPTIVE SCENARIO, 2019, 34 : 34 - 81
  • [29] ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing
    Penha, Jeronimo C.
    Silva, Lucas B.
    Silva, Jansen M.
    Coelho, Kristtopher K.
    Baranda, Hector P.
    Nacif, Jose Augusto M.
    Ferreira, Ricardo S.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (18):
  • [30] High-Performance Mixed-Low-Precision CNN Inference Accelerator on FPGA
    Wang, Junbin
    Fang, Shaoxia
    Wang, Xi
    Ma, Jiangsha
    Wang, Taobo
    Shan, Yi
    IEEE MICRO, 2021, 41 (04) : 31 - 38