Reduction of on-resistance in 4H-SiC Multi-RESURF MOSFETs

被引：1

作者：

Noborio, Masato ^{[1
]}

Negoro, Yuki ^{[1
]}

Suda, Jun ^{[1
]}

Kimoto, Tsunenobu ^{[1
]}

机构：

[1] Kyoto Univ, Dept Elect Sci & Engn, Nishikyo Ku, Kyotodaigaku Katsura, Kyoto 6158510, Japan

来源：

SILICON CARBIDE AND RELATED MATERIALS 2005, PTS 1 AND 2 | 2006年 / 527-529卷

关键词：

power device; MOSFET; reduced surface field (RESURF); self-aligned process; device simulation;

D O I：

10.4028/www.scientific.net/MSF.527-529.1305

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

SiC lateral MOSFETs with multi-RESURF structures have been fabricated by a self-aligned process. The "multi-RESURF" means "double RESURF" and "buried-p RESURF" structures, which have the buried-p region at the top and at the middle of RESURF region, respectively. The increase of net RESURT dose and the decrease of channel length lead to the reduced on-resistance. -The "buried-p RESURF" MOSFETs have higher on-resistances than the "double RESURF" MOSFETs, due to the resistance of parasitic MET inside the RESURF region. The dose designing for double RESURF MOSFETs has been optimized by using device simulation. A double RESURF MOSFET exhibits a breakdown voltage of 750 V and an on-resistance of 52 m Omega cm(2).

引用

下载

页码：1305 / +

页数：2

共 50 条

[1] Breakdown voltage and on-resistance of multi-RESURF LDMOS
Choi, EK
Choi, YI
Chung, SK
MICROELECTRONICS JOURNAL, 2003, 34 (5-8) : 683 - 686
[2] 4H-SiC lateral double RESURF MOSFETs with low ON resistance
Noborio, Masato
Suda, Jun
Kimoto, Tsunenobu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1216 - 1223
[3] Lateral 4H-SiC MOSFETs with low on-resistance by using two-zone double RESURF structure
Noborio, Masato
Suda, Jun
Kimoto, Tsunenobu
SILICON CARBIDE AND RELATED MATERIALS 2006, 2007, 556-557 : 815 - +
[4] Improved implanted RESURF MOSFETS in 4H-SiC
Banerjee, S., 2000, IEEE, Piscataway, NJ, United States
[5] Design and implementation of RESURF MOSFETs in 4H-SiC
Banerjee, S
Chatty, K
Chow, TP
Gutmann, RJ
SILICON CARBIDE AND RELATED MATERIALS, ECSCRM2000, 2001, 353-356 : 715 - 718
[6] Breakdown voltage and on-resistance of the multi-resurf SOI LDMOSFET with recessed source
Kim, HW
Park, IY
Choi, YI
Chung, SK
PHYSICA SCRIPTA, 2002, T101 : 18 - 21
[7] 4H-SiC double RESURF MOSFETs with a record performance by increasing RESURF dose
Noborio, Masato
Suda, Jun
Kimoto, Tsunenobu
ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 263 - 266
[8] Vertical multi-RESURF MOSFETs exhibiting record low specific resistance
van Dalen, R
Rochefort, C
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 737 - 740
[9] High-voltage lateral RESURF MOSFETs on 4H-SiC
Chatty, K.
Banerjee, S.
Chow, T.P.
Gutmann, R.J.
Hoshi, M.
Annual Device Research Conference Digest, 1999, : 44 - 45
[10] Dose designing and fabrication of 4H-SiC double RESURF MOSFETs
Noborio, M.
Suda, J.
Kimoto, T.
PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 273 - +

← 1 2 3 4 5 →